EPM9560RC240-15 - MAX 9000 CPLD 560 Macro Cells | Intel
部品番号: EPM9560RC240-15 ✗ 生産終了| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $218.4 | $218.40 |
| 10 | $207.48 | $2,074.80 |
| 100 | $196.56 | $19,656.00 |
| 500 | $185.64 | $92,820.00 |
| 1,000 | $174.72 | $174,720.00 |
EPM9560RC240-15 概要
A CPLD (Complex Programmable Logic Device) is a programmable logic IC that combines multiple PAL-like logic blocks with a programmable interconnect matrix, allowing designers to implement custom combinational and sequential logic without fabricating an ASIC. Within the programmable logic hierarchy, a CPLD sits between simple PLDs (PAL/GAL) and FPGAs: it offers non-volatile configuration, deterministic timing, and instant-on operation, which makes it ideal for power-up sequencing, address decoding, and bus bridging. The MAX 9000 family is built on Altera's third-generation Multiple Array MatriX (MAX) architecture using CMOS EEPROM technology, so the configuration is retained without an external boot device.
Key features include 560 macrocells organized into logic array blocks, 12,000 usable gates, 191 user I/O pins, in-system programmability (ISP) via the JTAG interface, and a maximum internal frequency of 145 MHz. The 15 ns pin-to-pin delay provides predictable, race-free timing that is essential for combinatorial address decoding and handshake logic in microprocessor systems.
The device uses 5.0 V CMOS technology with EEPROM-based configuration, giving it high noise immunity and direct compatibility with 5 V TTL/CMOS logic levels. Its 240-pin RQFP package with exposed pad supports surface mounting and provides 191 I/O for wide bus interfaces. The commercial temperature grade covers 0 C to 70 C.
Typical applications include legacy microprocessor glue logic, ISA/PCI bus interface logic, industrial control backplanes, telecom line-card control, test and measurement instrumentation, and FPGA companion logic. The EPM9560RC240-15 is widely used as a drop-in replacement in existing MAX 9000 designs and for sustaining long-lifecycle industrial and defense systems.
When designing with this device, note that it is a 5 V-only part and is not 3.3 V tolerant on all pins; level shifting is required when interfacing with modern low-voltage logic. Also confirm programming support, as MAX 9000 devices require a compatible JTAG programmer and the vendor's legacy programming software.
This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, helping engineers evaluate the EPM9560RC240-15 for legacy and long-lifecycle designs.
ドロップイン代替品: EPM9560RC240-15 — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: EPM9560RC240-15 （同一形状・フットプリント） — 相違点: Package, RoHS Status, Family, Operating Temperature, Device Type.
クイック比較ツール — 並列比較する代替部品を選択:
EPM9560RC240-12
✅ ドロップイン✓ 在庫あり
$9.95 / 個
データシートを見る →EPM9560RC240-10
✅ ドロップイン✓ 在庫あり
価格はお問い合わせください
データシートを見る →EPM9560RC240-20
✅ ドロップイン✓ 在庫あり
$122 / 個
データシートを見る →EPM9560ARC240-10
✅ ドロップイン✓ 在庫あり
$28.8 / 個
データシートを見る →EPM9560ARC240-10N
✅ ドロップイン✓ 在庫あり
$19.5 / 個
データシートを見る →EPM9560RC240-15YY
✅ ドロップイン✓ 在庫あり
$64.5 / 個
データシートを見る →EPM9560RC240-15 最大定格＆電気的特性
| Logic Family | MAX 9000 (CMOS EEPROM-based) |
| Macrocells | 560 |
| Usable Gates | 12,000 |
| User I/O Pins | 191 |
| パッケージ | 240-pin RQFP (32x32 mm) with exposed pad |
| Pin-to-Pin Propagation Delay | 15 ns |
| Maximum Internal Frequency | 145 MHz |
| 電源電圧 | 5.0 V |
| 動作温度 | 0 C to 70 C (commercial) |
| 実装タイプ | Surface Mount |
| Configuration Technology | EEPROM (non-volatile) |
| In-System Programmability | Yes (JTAG ISP) |
| Number of Terminals | 240 |
| Package Code | FQFP / RQFP |
| Terminal Form | Gull Wing |
| Package Shape | Square |
EPM9560RC240-15 ピン構成
| ピン 1 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 2 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 3 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 4 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 5 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 6 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 7 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 8 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 9 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 10 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 11 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 12 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 13 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 14 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 15 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 16 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 17 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 18 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 19 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 20 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 21 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 22 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 23 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 24 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 25 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 26 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 27 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 28 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 29 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 30 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 31 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 32 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 33 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 34 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 35 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 36 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 37 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 38 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 39 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 40 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 41 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 42 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 43 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 44 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 45 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 46 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 47 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 48 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 49 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 50 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 51 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 52 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 53 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 54 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 55 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 56 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 57 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 58 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 59 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 60 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 61 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 62 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 63 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 64 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 65 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 66 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 67 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 68 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 69 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 70 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 71 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 72 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 73 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 74 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 75 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 76 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 77 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 78 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 79 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 80 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 81 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 82 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 83 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 84 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 85 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 86 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 87 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 88 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 89 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 90 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 91 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 92 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 93 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 94 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 95 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 96 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 97 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 98 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 99 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 100 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 101 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 102 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 103 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 104 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 105 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 106 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 107 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 108 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 109 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 110 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 111 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 112 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 113 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 114 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 115 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 116 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 117 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 118 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 119 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 120 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 121 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 122 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 123 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 124 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 125 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 126 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 127 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 128 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 129 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 130 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 131 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 132 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 133 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 134 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 135 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 136 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 137 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 138 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 139 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 140 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 141 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 142 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 143 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 144 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 145 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 146 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 147 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 148 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 149 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 150 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 151 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 152 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 153 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 154 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 155 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 156 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 157 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 158 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 159 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 160 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 161 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 162 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 163 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 164 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 165 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 166 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 167 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 168 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 169 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 170 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 171 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 172 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 173 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 174 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 175 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 176 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 177 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 178 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 179 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 180 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 181 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 182 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 183 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 184 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 185 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 186 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 187 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 188 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 189 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 190 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 191 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 192 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 193 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 194 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 195 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 196 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 197 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 198 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 199 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 200 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 201 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 202 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 203 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 204 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 205 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 206 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 207 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 208 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 209 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 210 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 211 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 212 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 213 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 214 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 215 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 216 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 217 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 218 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 219 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 220 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 221 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 222 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 223 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 224 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 225 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 226 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 227 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 228 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 229 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 230 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 231 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 232 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 233 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 234 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 235 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 236 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 237 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 238 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 239 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
| ピン 240 | I/O — User I/O pin (per MAX 9000 240-RQFP pinout) |
主な用途
EPM9560RC240-15 の用途: 6 件s: Legacy Microprocessor Glue Logic, ISA and PCI Bus Interface Logic, Industrial Control Backplane Logic, Telecom Line-Card Control, Test and Measurement Instrumentation, FPGA Companion and Configuration Logic.
Legacy Microprocessor Glue Logic
The EPM9560RC240-15 fits legacy microprocessor glue logic because its 15 ns pin-to-pin delay and 191 user I/O pins allow address decoding, chip-select generation, and wait-state logic to be implemented in a single 240-pin RQFP device. With 560 macrocells and 12,000 usable gates, it absorbs the discrete 74-series logic that surrounds 8-bit and 16-bit CPUs such as the 80C186 or 68000. The 5.0 V CMOS I/O interfaces directly with 5 V processor buses without level shifting, and the non-volatile EEPROM configuration means the logic is active immediately at power-up, before any processor boot code runs. A typical implementation places the CPLD between the CPU address/data bus and peripheral chip selects, adding roughly 15 ns to the decode path; designers must budget this delay against the processor's setup and hold requirements.
おすすめ
ISA and PCI Bus Interface Logic
The EPM9560RC240-15 is used for ISA and PCI bus interface logic because its 191 I/O pins can bridge a wide 5 V backplane bus to local peripherals while its 15 ns propagation delay meets ISA timing with margin. The 560 macrocells implement bus transceivers, wait-state generators, and interrupt arbitration in one device, replacing dozens of discrete gates. Because the MAX 9000 architecture is EEPROM-based, the bus-interface personality is retained across power cycles, which is important for add-in cards that must enumerate deterministically. In a typical ISA card, the CPLD decodes address and control lines and drives the data bus through registered macrocells; the 15 ns delay must be subtracted from the bus cycle budget, and designers should register critical outputs to avoid race conditions on the shared backplane.
おすすめ
Industrial Control Backplane Logic
The EPM9560RC240-15 suits industrial control backplane logic because its 5.0 V CMOS inputs provide high noise immunity in electrically noisy factory environments, and its 560 macrocells can implement custom handshake, watchdog, and interlock logic. The 191 user I/O pins allow direct connection to backplane connectors without external multiplexing, and the non-volatile EEPROM configuration guarantees deterministic startup after brownouts or power cycling. A typical design uses the CPLD to sequence power rails, debounce limit switches, and generate strobes for motor-drive interfaces. The 15 ns pin-to-pin delay keeps control-loop latency low, but designers should note the commercial 0 C to 70 C temperature grade and provide adequate enclosure cooling or select an industrial-grade alternative for extended-temperature installations.
おすすめ
Telecom Line-Card Control
The EPM9560RC240-15 is used in telecom line-card control because its 191 I/O and 560 macrocells can implement time-slot assignment, alarm monitoring, and card-level status logic while the 145 MHz maximum internal frequency supports moderate-speed state machines. The 5.0 V CMOS interface matches legacy telecom backplanes, and EEPROM configuration ensures the card comes up in a known state without a configuration PROM. In a typical line card, the CPLD manages LED status, reads DIP switches, and arbitrates access to a shared control bus. The 15 ns pin-to-pin delay is adequate for control-plane timing but not for high-speed serial data paths, so the device is best used for housekeeping rather than payload processing. Verify thermal margin in sealed card cages.
おすすめ
Test and Measurement Instrumentation
The EPM9560RC240-15 fits test and measurement instrumentation because its deterministic 15 ns pin-to-pin delay and 560 macrocells allow precise trigger generation, counter/timer logic, and instrument bus interfacing in a single device. The 191 user I/O pins can drive front-panel controls and read back measurement status, while the non-volatile EEPROM configuration means the instrument is ready instantly at power-on, avoiding the boot latency of SRAM-based FPGAs. A typical implementation uses the CPLD to generate strobes for an ADC and to implement a state machine that sequences measurement cycles. Designers should register all outputs that cross clock domains and account for the 15 ns propagation delay in trigger-to-output timing budgets, especially in automated test equipment where jitter must be minimized.
おすすめ
FPGA Companion and Configuration Logic
The EPM9560RC240-15 serves as FPGA companion and configuration logic because its 560 macrocells can implement configuration sequencing, clock management, and board-level control for SRAM-based FPGAs, while its EEPROM non-volatility ensures the companion logic is alive before the FPGA is configured. The 191 I/O pins allow the CPLD to drive configuration mode pins, monitor DONE/INIT signals, and multiplex shared buses. In a typical board, the CPLD holds the FPGA in reset, applies the correct mode pins, and releases reset only after power rails are stable. The 15 ns delay is more than adequate for configuration handshaking, and the 5.0 V I/O can interface with legacy supervisory circuits. Designers should verify voltage compatibility if the FPGA uses 3.3 V or lower I/O banks.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: EPM9560RC240-15 — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | EPM9560RC240-12 | EPM9560RC240-10 | EPM9560RC240-20 | EPM9560ARC240-10 |
|---|---|---|---|---|---|
| Package | 240-pin RQFP | 240-pin RQFP - same | 240-pin RQFP - same | 240-pin RQFP - same | 240-pin RQFP - same |
| Brand | Intel (Altera) | Intel (Altera) | Intel (Altera) | Intel (Altera) | Intel (Altera) |
| Pin-to-Pin Delay | 15 ns | 12 ns | 10 ns | 20 ns | 10 ns |
| Macrocells | 560 | 560 | 560 | 560 | 560 |
| Usable Gates | 12,000 | 12,000 | 12,000 | 12,000 | 12,000 |
| User I/O Pins | 191 | 191 | 191 | 191 | 191 |
| Supply Voltage | 5.0 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |
| Configuration Technology | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) | EEPROM (non-volatile) |
| Operating Temperature | 0 C to 70 C (commercial) | 0 C to 70 C (commercial) | 0 C to 70 C (commercial) | 0 C to 70 C (commercial) | 0 C to 70 C (commercial) |
主な差別化要因
- Faster speed grade available in the same footprint （vs EPM9560RC240-12)
- Enhanced MAX 9000A upgrade path （vs EPM9560ARC240-10)
- Lower-cost slower grade for non-critical logic （vs EPM9560RC240-20)
設計ノート
The EPM9560RC240-15 is a 5.0 V-only device and is not 3.3 V tolerant on all I/O pins. When interfacing with 3.3 V or lower logic, add level shifters or series resistors with clamping diodes. Decouple every VCCINT and VCCIO pin with a 0.1 uF ceramic capacitor placed within 5 mm of the pin, plus a bulk 10 uF capacitor per power island. Estimated: with 191 I/O switching simultaneously at 5 V, transient current can exceed several hundred milliamps, so a low-impedance power plane is recommended.
The 240-pin RQFP package has a 0.5 mm lead pitch and an exposed thermal pad. Use a solder-mask-defined land pattern per the Altera MAX 9000 datasheet and reflow with a profile suitable for the package's MSL rating. Connect the exposed pad to a ground plane with a grid of thermal vias to spread heat. Estimated: at 5 V and typical ICC of a few hundred milliamps, the package can dissipate over 1 W, so the thermal pad is not optional.
MAX 9000 devices require a compatible JTAG programmer and legacy Altera programming software; modern toolchains may not support the family. Confirm programming support before committing to the design. Also verify that the 15 ns pin-to-pin delay is budgeted in all combinatorial paths, and register outputs that cross clock domains. Because the part is obsolete, qualify a pin-compatible alternative such as the EPM9560RC240-12 early to avoid supply disruption.
コンプライアンス情報
Compliance data not present in the provided verified web data. The EPM9560RC240-15 is a legacy commercial-grade CPLD; confirm RoHS/REACH status with the distributor or manufacturer before use in regulated markets.
