5M160ZM68C5N vs 5M1270ZT144C5N 비교

다음의 상세 나란히 비교: 5M160ZM68C5N 제조: Altera 및 5M1270ZT144C5N 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 5M160ZM68C5N 5M1270ZT144C5N
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 활성 활성
재고 상태 In Stock In Stock
단가 (USD) $3.12 $12.45
Family MAX V CPLD —
Series 5M160Z MAX V
Macrocells 128 980
Logic Elements (typical) 160 —
Maximum Operating Frequency 118.3 MHz —
Pin-to-Pin Logic Delay 7.5 ns —
Number of Logic Array Blocks (LABs) 4 —
User Flash Memory 8 Kbits —
Core Supply Voltage 1.8 V —
I/O Standards Supported LVTTL, LVCMOS 1.5/1.8/2.5/3.3 V —
Package Type 68-ball Micro FineLine BGA (MBGA) —
동작 온도 범위 0C to +85C (commercial) —
Programming Interface JTAG (IEEE Std. 1149.1), in-system programmable JTAG in-system programmable (Altera Quartus II)
Configuration Memory Non-volatile flash (instant-on, no boot PROM required) Flash (non-volatile, in-system programmable)
Internal Oscillator Yes (on-chip) —
RoHS 상태 Compliant Compliant
Lead-Free Yes —
MSL 레벨 [DATA_NEEDED: MSL level] —
Device Type — CPLD (Complex Programmable Logic Device)
Logic Elements — 1270
User I/Os — 114
Maximum Internal Frequency — 118.3 MHz
Pin-to-Pin Propagation Delay (tPD) — 6.2 ns
Internal Frequency (typical) — 201 MHz
User Flash Memory (UFM) — 8 Kbits
VCCINT (Core Supply) — 1.71 V to 1.89 V
VCCIO (I/O Supply, per bank) — 1.2 V to 3.3 V
Number of I/O Banks — 4
Supported I/O Standards — LVCMOS, LVTTL, PCI up to 3.3 V, 1.2 V to 3.3 V LVCMOS on JTAG pins
JTAG Interface — IEEE 1149.1 (TMS, TDI, TDO, TCK in Bank 1)
Program/Erase Cycles — Up to 100,000
패키지 — TQFP-144 (22 x 22 mm, 0.5 mm pitch)
실장 유형 — Surface Mount
동작 온도 — 0 C to +85 C (commercial grade)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청