EP1810JC-35 vs EP1810LC-35 비교

다음의 상세 나란히 비교: EP1810JC-35 제조: Intel 및 EP1810LC-35 제조: Rochester Electronics. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

Rochester Electronics
EP1810LC-35 EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 ⚠ 최종 구매

사양 비교

파라미터 EP1810JC-35 EP1810LC-35
브랜드 Intel Rochester Electronics
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete 최종 구매
재고 상태 In Stock In Stock
단가 (USD) $5.48 $49.20
Device Family Classic EPLD (EP1810) —
Device Type UV-Erasable Complex PLD (UV PLD / CPLD) EPLD (Erasable Programmable Logic Device)
Number of Macrocells 48 —
Propagation Delay (tpd) 35 ns (max) 35 ns (max, '-35' speed grade)
최대 클록 주파수 [DATA_NEEDED: fmax for this speed grade] —
Process Technology CMOS —
Supply Voltage (Vcc) 5 V (nominal) —
Maximum Supply Voltage 5.25 V (per distributor listing) —
Package Type CQCC-68 (Ceramic J-Lead Chip Carrier, QCCJ) —
Number of Terminals 68 —
Terminal Form J-Bend —
동작 온도 범위 0°C to 70°C (Commercial) —
Temperature Grade Commercial —
Erasure Method UV (quartz-windowed ceramic package) —
RoHS 상태 Compliant (per Altera listing) [DATA_NEEDED]
Lead-Free Status Lead-free (per distributor listing) —
실장 유형 Surface Mount (J-Lead) Surface Mount (socketable)
Logic Architecture Programmable AND/OR array with macrocell outputs —
Series — Classic EP1810
Macrocells — 48
Equivalent Gates — 900 usable / 2100 equivalent
Maximum Operating Frequency — 28.6 MHz
Supply Voltage (VCC) — 5 V (4.75 V to 5.25 V)
Technology — CMOS, UV-erasable EPROM
패키지 — 68-pin PLCC (J-Lead)
동작 온도 — 0C to +70C (commercial)
I/O Pins — [DATA_NEEDED: I/O count exact]
Configuration Method — UV-erase + EPROM programmer
Programmable Interconnect — Centralized Programmable Interconnect Array (PIA)
Development Tool (legacy) — MAX+PLUS II / A+PLUS
Lead-Free — [DATA_NEEDED]

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청