EP2SGX130GF40C3NES vs EP2SGX130GF40C4NES 비교

다음의 상세 나란히 비교: EP2SGX130GF40C3NES 제조: Altera 및 EP2SGX130GF40C4NES 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EP2SGX130GF40C3NES EP2SGX130GF40C4NES
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete 최종 구매
재고 상태 In Stock In Stock
단가 (USD) $124.00 $1,380.00
Family Stratix II GX Stratix II GX
Logic Elements 132540 132,540
Logic Array Blocks (LABs) 7047 —
Maximum Internal Frequency 778.82 MHz —
Process Technology 90 nm CMOS 90 nm CMOS
Core Voltage 1.2 V 1.2 V
Transceiver Channels 4 to 20 (per device family configuration) Up to 20 (4 to 20, device-dependent)
Maximum Transceiver Data Rate 6.375 Gbps 6.375 Gbps
Transceiver Feature Embedded SERDES with Clock/Data Recovery (CRU) —
메모리 유형 TriMatrix embedded memory (distributed RAM, block RAM, shift register) —
패키지 1508-ball FC-FBGA (40 x 40 mm, 1 mm pitch) —
Operating Temperature Grade Commercial Extended —
Terminal Form Ball (BGA) —
실장 유형 Surface Mount Surface Mount (flip-chip BGA)
RoHS 상태 Lead-free compliant (per package code MS-034AAU-1) —
Series EP2SGX130 —
Logic Blocks / ALMs — Approximately 53,000 ALMs
User I/O Pins — 734
Total Package Pins — 1508 (FC-FBGA ball grid)
Package Code — GF40 (FC-FBGA, 40x40 mm, 1.0 mm pitch)
Speed Grade — C4 (speed grade -4)
Internal Operating Frequency — Up to 717 MHz
Embedded Memory — Approximately 4.5 Mbits (TriMatrix)
PLL Blocks — 8
DSP Blocks — Yes (variable, see datasheet)
Lead-Free / RoHS — Yes (LEAD FREE per datasheet family code)
MSL 레벨 — Per JEDEC J-STD-020, typically MSL-4 or higher [DATA_NEEDED: exact MSL level]
동작 온도 — Commercial Extended (per N suffix)
JEDEC Standard Reference — MS-034AAU-1

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청