EPM5128GC-1 vs EPM5128GC 비교

다음의 상세 나란히 비교: EPM5128GC-1 제조: Altera 및 EPM5128GC 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5128GC-1 EPM5128GC
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $18.95 $19.20
Family MAX 5000 MAX 5000
Device Type UV-erasable CMOS CPLD —
Macrocells 128 128
Usable Gates 2,500 2,500
Dedicated Inputs 7 —
Maximum User I/O Pins 52 —
Nominal Supply Voltage 5 V —
Supply Voltage Range 4.75 V to 5.25 V —
Maximum Operating Frequency 62.5 MHz —
Propagation Delay (tPD) 16 ns (typical, -1 speed grade) —
패키지 PGA-96+ (Pin Grid Array, ceramic windowed) —
Technology CMOS, UV-erasable EPROM —
동작 온도 -40C to +85C (industrial) —
IOL / IOH 100 mA / 25 mA per pin (legacy figure, [DATA_NEEDED: verify exact drive spec]) —
Security Bit Programmable, prevents readback —
Programming Method UV erase + EPROM program (or device programmer) —
MSL 레벨 [DATA_NEEDED: MSL level] —
RoHS 상태 [DATA_NEEDED: RoHS compliance - ceramic PGA part is legacy] [DATA_NEEDED: RoHS compliance]
Logic Elements / LABs — [DATA_NEEDED: LAB count]
User I/Os — 68
Package Type — WPGA (Windowed Ceramic Pin Grid Array)
Package Code — WPGA
Number of Terminals — 68
Terminal Form — PIN/PEG (through-hole PGA with alignment pegs)
Package Shape — Square
Temperature Grade — Commercial
Supply Voltage (Vcc) — 5 V
Process Technology — CMOS, UV-erasable
Architecture — EPLD, programmable AND/OR array with fixed OR plane
Propagation Delay (tpd) — [DATA_NEEDED: tpd in ns]
Maximum Frequency (fmax) — [DATA_NEEDED: fmax in MHz]
Programmable Security Bit — Yes
Configuration Memory — Non-volatile UV-EPROM (windowed ceramic)
실장 유형 — Through-Hole (PGA socket required)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청