EPM5128JC-1 vs EPM5128GC 비교

다음의 상세 나란히 비교: EPM5128JC-1 제조: Altera 및 EPM5128GC 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5128JC-1 EPM5128GC
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $24.95 $19.20
Family MAX 5000 MAX 5000
Device Type Erasable Programmable Logic Device (EPLD/CPLD) —
Macrocells 128 128
Usable Gates 2,500 2,500
Logic Array Blocks (LABs) [DATA_NEEDED: LAB count] —
Maximum Operating Frequency 62.5 MHz —
Pin-to-Pin Propagation Delay (tPD) 40 ns —
Supply Voltage (VCC) 4.75 V to 5.25 V (5 V nominal) —
Technology CMOS, UV-erasable EPROM —
패키지 68-pin CQCCJ (Windowed Ceramic J-Lead Chip Carrier) —
실장 유형 Surface Mount Through-Hole (PGA socket required)
동작 온도 [DATA_NEEDED: temperature grade] —
Programming Interface JTAG / Altera dedicated programmer —
Configuration Memory Non-volatile EPROM (UV-erasable) Non-volatile UV-EPROM (windowed ceramic)
RoHS 상태 non_compliant (ceramic windowed package) [DATA_NEEDED: RoHS compliance]
수명 주기 상태 Obsolete - last-time-buy inventory only —
Logic Elements / LABs — [DATA_NEEDED: LAB count]
User I/Os — 68
Package Type — WPGA (Windowed Ceramic Pin Grid Array)
Package Code — WPGA
Number of Terminals — 68
Terminal Form — PIN/PEG (through-hole PGA with alignment pegs)
Package Shape — Square
Temperature Grade — Commercial
Supply Voltage (Vcc) — 5 V
Process Technology — CMOS, UV-erasable
Architecture — EPLD, programmable AND/OR array with fixed OR plane
Propagation Delay (tpd) — [DATA_NEEDED: tpd in ns]
Maximum Frequency (fmax) — [DATA_NEEDED: fmax in MHz]
Programmable Security Bit — Yes

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청