EPM5192AGC vs EPM5192AGC84-20 비교

다음의 상세 나란히 비교: EPM5192AGC 제조: Altera 및 EPM5192AGC84-20 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5192AGC EPM5192AGC84-20
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $56.00 $41.20
Family MAX 5000 (High-Speed, High-Density MAX 5000 Devices) MAX 5000
Device Type UV-Erasable / OTP Complex PLD (EPLD) —
Macrocells 192 192
Logic Density High-density (per MAX 5000 family definition) —
Architecture CMOS, sum-of-products with macrocell output logic —
Process Technology CMOS CMOS
패키지 84-pin Ceramic PGA (Pin Grid Array, windowed or windowless) 84-pin Ceramic Pin Grid Array (CPGA, WPGA)
Speed Grade Suffix C (commercial grade; specific pin-to-pin delay varies by base number -15/-20) —
동작 온도 [DATA_NEEDED: operating temperature range] —
Programmability UV-erasable (windowed package) / One-Time-Programmable (windowless variant) —
Security Bit Programmable security bit (per MAX 5000 family) —
공급 전압 [DATA_NEEDED: VCC nominal and tolerance] [DATA_NEEDED: VCC range]
실장 유형 Through-hole (Pin Grid Array) Through-Hole (Pin Grid Array socket)
RoHS 상태 Non-compliant (ceramic PGA contains lead; legacy military/industrial grade) [DATA_NEEDED: RoHS compliance]
Lifecycle Obsolete (legacy Altera MAX 5000 family; maintained for long-lifecycle programs) —
Programming Support MAX+PLUS II legacy toolchain / Altera-compatible third-party programmers —
Product Type — Complex Programmable Logic Device (CPLD)
User I/O Pins — 64
Dedicated Inputs — 7
Logic Gates (typical) — [DATA_NEEDED: typical gate count]
Maximum Clock Frequency (fMAX) — 66.7 MHz
Pin-to-Pin Delay (tPD) — 20 ns
Speed Grade — -20
Package Code — WPGA
Erasure Method — UV-Erasable (with OTP window)
Operating Temperature Grade — Commercial
I/O Standard — 5V CMOS / TTL compatible

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청