EPM9320GC280-15 vs EPM9560GC280-15N 비교
다음의 상세 나란히 비교: EPM9320GC280-15 제조: Altera 및 EPM9560GC280-15N 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.
Altera
EPM9320GC280-15 - 320-Macrocell MAX 9000 CPLD, 15ns, CPGA-280 | Altera
EPM9320GC280-15 Obsolete사양 비교
| 파라미터 | EPM9320GC280-15 | EPM9560GC280-15N |
|---|---|---|
| 브랜드 | Altera | Intel |
| 카테고리 | FPGA & CPLD | FPGA & CPLD |
| 수명 주기 상태 | Obsolete | NRND |
| 재고 상태 | In Stock | In Stock |
| 단가 (USD) | $92.50 | $125.00 |
| Family | MAX 9000 (EPM9320) | — |
| Device Type | CPLD - Complex Programmable Logic Device | — |
| Architecture | CMOS EEPROM-based, Multiple Array MatriX (MAX) | Multiple Array MatriX (MAX) 3rd generation |
| Usable Gates | 6,000 | 12,000 (typical) |
| Macrocells | 320 | — |
| Logic Array Blocks (LABs) | 20 (16 macrocells per LAB) | — |
| Pin-to-Pin Propagation Delay | 15 ns | — |
| Maximum Internal Frequency | 117.6 MHz | — |
| Maximum User I/O Pins | 164 | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | — |
| I/O Voltage Levels | 3.3 V or 5 V (configurable) | — |
| Programmability | 5.0-V in-system programmable (ISP) via IEEE 1149.1 JTAG | — |
| 패키지 | 280-pin Ceramic Pin Grid Array (CPGA-280) | CPGA-280 (Ceramic Pin Grid Array, 280 pins) |
| 실장 유형 | Through-hole (PGA socket) | — |
| 동작 온도 | 0 C to +70 C (commercial) | — |
| MSL 레벨 | 3 (168 hours) | — |
| RoHS 상태 | ROHS3 compliant (per fpgalink listing) | — |
| Technology Node | CMOS EEPROM, third-generation MAX | — |
| Device Family | — | MAX 9000 |
| Product Type | — | EE PLD / CPLD |
| Macrocell Count | — | 560 |
| Propagation Delay (tPD) | — | 16.6 ns |
| 최대 클록 주파수 | — | 117.6 MHz |
| Supply Voltage (VCCINT/VCCIO) | — | 5.0 V |
| Maximum Supply Voltage | — | 5.25 V |
| Logic Technology | — | CMOS EEPROM |
| In-System Programmability | — | Yes (5.0-V ISP via JTAG) |
| Boundary-Scan (JTAG) | — | IEEE Std. 1149.1 compliant |
| Package Code | — | PGA / CPGA280 |
| Terminal Form | — | PIN/PEG |
| Operating Temperature Grade | — | Commercial |