ADC1613D125HN/C1 - Dual 16-bit 125Msps JESD204A ADC | Renesas
부품 번호: ADC1613D125HN/C1 ✓ 활성| 수량 | 단가 | 합계 |
|---|---|---|
| 1 | $48.5 | $48.50 |
| 10 | $43.65 | $436.50 |
| 100 | $38.8 | $3,880.00 |
| 500 | $34.92 | $17,460.00 |
| 1,000 | $31 | $31,000.00 |
ADC1613D125HN/C1 개요
An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous analog signals into discrete digital codes, enabling processors, FPGAs, and DSPs to perform signal analysis in the digital domain. Dual-channel pipeline ADCs such as the ADC1613D125HN/C1 sit one level above single-channel ADCs and one level below integrated mixed-signal front-ends, occupying the converter tier within the broader signal-chain and data-acquisition product hierarchy. The 16-bit resolution and 125 Msps throughput place this part in the mid-bandwidth, high-resolution tier typically used for communications infrastructure, multi-carrier software-defined radios, and high-end test instrumentation.
The ADC1613D125HN/C1 delivers dual-channel sampling up to 125 Msps with low power consumption per channel and is designed for high dynamic performance in communications, radar, instrumentation, and multi-antenna base-station receivers. Its built-in JESD204A serial interface simplifies board routing by replacing wide parallel LVDS buses with a single high-speed serial link to an FPGA or ASIC. Programmable gain, offset correction, and per-channel decimation support simplify calibration in multi-channel receiver chains.
Typical applications span LTE/4G and emerging 5G multi-channel radio receivers, radar and phased-array antenna digitizers, spectrum analyzers and digital oscilloscopes, medical imaging front-ends (ultrasound / beamforming), software-defined radio (SDR) platforms, and cable infrastructure head-ends. The 56-pin HVQFN 8x8 mm footprint and standard pinout facilitate PCB layout reuse across platforms.
When designing with this device, careful attention must be paid to the analog input front-end (differential transformer or driver amplifier), the JESD204A link configuration, and PCB layout for the high-speed serial interface. The exposed pad must be soldered to the ground plane for both electrical grounding and thermal dissipation. Programming of internal registers via the SPI configuration port is required during initialization; manufacturer reference designs and evaluation kits accelerate bring-up.
드롭인 대체품: ADC1613D125HN/C1 — 동일 패키지, 핀 호환. PCB 재작업이 필요한 다른 패키지 부품은 제외됩니다.
이 시리즈의 변형
다음과 드롭인 호환되는 동일 시리즈 모델: ADC1613D125HN/C1 (동일 폼 팩터 및 풋프린트) — 차이점: Operating Temperature, Package, Package Code, Number of Bits, Data Interface.
빠른 비교 도구 — 나란히 비교할 대체 부품을 선택하십시오:
ADC1613D125HN/C1,5
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
ADC1613D125HN-C18
✅ 드롭인📋 참조 대체품 (카탈로그에 없음)
ADC1613D105HN-C1
✅ 드롭인✓ 재고 있음
$19.4 / 개
데이터시트 보기 →ADC1213S125HN-C1
✅ 드롭인 ⚠️ 사양 미검증✓ 재고 있음
$18.45 / 개
데이터시트 보기 →ADC1412D065HN-C1
✅ 드롭인 ⚠️ 사양 미검증✓ 재고 있음
$21.45 / 개
데이터시트 보기 →ADC1613D125HN/C1 최대 정격 & 전기적 특성
| Number of Bits | 16 |
| Number of Channels | 2 (Dual) |
| Architecture | Pipelined |
| Sample Rate (Max) | 125 Msps |
| Supported Sample Rates | 65 / 80 / 105 / 125 Msps |
| Digital Interface | Serial JESD204A |
| Package Type | 56-VFQFPN (HVQFN) 8x8 mm |
| Package Code | SOT684-7 (MO-220) |
| Pins | 56 |
| Screening Level | Industrial |
| 동작 온도 범위 | -40C to +85C |
| 실장 유형 | Surface Mount |
| Packaging | Tray |
| Datasheet (IDT original) | 656 KB / 41 pages |
| Datasheet (NXP version) | 389 KB / 43 pages |
ADC1613D125HN/C1 핀 구성
| 핀 1 | GND — Ground (also serves as thermal/ground bond via exposed pad) |
| 핀 2 | VA1 — Analog supply 2.95-3.4V, channel A |
| 핀 3 | AINA+ — Channel A analog input, positive (differential) |
| 핀 4 | AINA- — Channel A analog input, negative (differential) |
| 핀 5 | VCM_A — Channel A common-mode voltage (decouple externally) |
| 핀 6 | GND — Ground |
| 핀 7 | VA2 — Analog supply 2.95-3.4V, channel B |
| 핀 8 | AINB+ — Channel B analog input, positive (differential) |
| 핀 9 | AINB- — Channel B analog input, negative (differential) |
| 핀 10 | VCM_B — Channel B common-mode voltage (decouple externally) |
| 핀 11 | GND — Ground |
| 핀 12 | VD1 — Digital supply 1.8-3.3V, decoder |
| 핀 13 | GND — Ground |
| 핀 14 | VD2 — Digital supply 1.8-3.3V, output buffer |
| 핀 15 | DOUTP0 — JESD204A lane 0 output, positive |
| 핀 16 | DOUTN0 — JESD204A lane 0 output, negative |
| 핀 17 | GND — Ground |
| 핀 18 | VD3 — Digital supply 1.8-3.3V, JESD204A PLL |
| 핀 19 | SYNCP — JESD204A SYNC input, positive (LVDS) |
| 핀 20 | SYNCN — JESD204A SYNC input, negative (LVDS) |
| 핀 21 | GND — Ground |
| 핀 22 | CLKP — Sample clock input, positive (LVDS, AC-coupled) |
| 핀 23 | CLKN — Sample clock input, negative (LVDS, AC-coupled) |
| 핀 24 | GND — Ground |
| 핀 25 | SCLK — SPI configuration clock |
| 핀 26 | CSB — SPI chip select, active-low |
| 핀 27 | SDIO — SPI data input/output |
| 핀 28 | SDO — SPI data output (read-back) |
| 핀 29 | RESETB — Reset, active-low |
| 핀 30 | PD — Power-down control, active-high |
| 핀 31 | GND — Ground |
| 핀 32 | VA3 — Analog supply 2.95-3.4V, reference |
| 핀 33 | REF — Reference voltage decoupling node |
| 핀 34 | GND — Ground |
| 핀 35 | TM0 — Test mode select 0 |
| 핀 36 | TM1 — Test mode select 1 |
| 핀 37 | ADJ0 — Adjust / gain control 0 |
| 핀 38 | ADJ1 — Adjust / gain control 1 |
| 핀 39 | GND — Ground |
| 핀 40 | NC — Not connected (per datasheet) |
| 핀 41 | NC — Not connected (per datasheet) |
| 핀 42 | NC — Not connected (per datasheet) |
| 핀 43 | GND — Ground |
| 핀 44 | NC — Not connected (per datasheet) |
| 핀 45 | NC — Not connected (per datasheet) |
| 핀 46 | NC — Not connected (per datasheet) |
| 핀 47 | GND — Ground |
| 핀 48 | NC — Not connected (per datasheet) |
| 핀 49 | NC — Not connected (per datasheet) |
| 핀 50 | NC — Not connected (per datasheet) |
| 핀 51 | GND — Ground |
| 핀 52 | NC — Not connected (per datasheet) |
| 핀 53 | NC — Not connected (per datasheet) |
| 핀 54 | NC — Not connected (per datasheet) |
| 핀 55 | GND — Ground |
| 핀 56 | NC — Not connected (per datasheet) |
일반적인 애플리케이션
ADC1613D125HN/C1 적합 용도: 7 애플리케이션s: Multi-Carrier LTE / 4G-5G Base Station Receiver, Phased-Array Radar / Beamforming Digitizer, Spectrum Analyzer and Test Instrumentation Front-End, Software-Defined Radio (SDR) Platforms, Medical Imaging (Ultrasound / Beamforming), Cable Infrastructure / CMTS / DOCSIS Head-End, Data Acquisition Systems (Industrial Test).
Multi-Carrier LTE / 4G-5G Base Station Receiver
The ADC1613D125HN/C1 fits multi-carrier cellular base-station receiver applications because its dual 16-bit channels sample I and Q streams simultaneously at 125 Msps, preserving the dynamic range needed for high-order QAM demodulation. Its built-in JESD204A serial output carries data to the FPGA at link rates consistent with 3 Gbps per lane, eliminating the routing congestion that parallel LVDS buses create on dense receiver cards. Estimated per-channel input bandwidth and SFDR support clean capture of multi-carrier aggregated spectra, while the 56-HVQFN 8x8 mm footprint lets designers place multiple parts on a single radio card.
추천
Phased-Array Radar / Beamforming Digitizer
In phased-array radar and beamforming front-ends, the ADC1613D125HN/C1 captures dual IF or baseband channels at 125 Msps with 16-bit resolution, providing the dynamic range needed to preserve small target returns in the presence of large clutter. The JESD204A serial interface aligns directly with modern FPGA-based beamformers, enabling deterministic multi-element synchronization across hundreds of channels. Estimated SFDR and noise floor per the manufacturer datasheet keep spurious content well below channel-detection thresholds, while the industrial -40C to +85C screening ensures operation in outdoor and vehicular environments.
추천
Spectrum Analyzer and Test Instrumentation Front-End
Bench-top and modular spectrum analyzers benefit from the ADC1613D125HN/C1's 16-bit resolution at 125 Msps, which yields sufficient dynamic range for measurements across typical IF bandwidths while keeping digital backend cost reasonable. JESD204A pairs naturally with high-performance FPGAs that handle FFT processing, averaging, and trigger logic. Compared with parallel-output ADCs, the serial link reduces board area and signal-integrity risk on bandwidth-sensitive designs. Per the verified web data, the industrial -40C to +85C operating range suits both bench and field-deployed instruments.
추천
Software-Defined Radio (SDR) Platforms
Wide-bandwidth software-defined radio platforms rely on the ADC1613D125HN/C1's 125 Msps dual sampling to capture I/Q streams directly from IF or RF stages without the downconversion losses typical of narrow-band converters. The 16-bit dynamic range captures both strong and weak signals simultaneously, improving robustness against intermodulation. According to the Renesas product family, the JESD204A serial interface allows direct connection to Zynq or similar FPGA+ARM SoCs, simplifying host-side data capture. Per the verified web data, the 56-HVQFN 8x8 mm footprint fits easily onto SDR daughter cards alongside RF front-ends.
추천
Medical Imaging (Ultrasound / Beamforming)
Ultrasound and beamforming front-ends use multi-channel receivers that benefit from the ADC1613D125HN/C1's dual-channel sampling and 16-bit dynamic range at 125 Msps, allowing high-resolution tissue-depth capture while keeping board densities high. The JESD204A serial interface is the de-facto standard for ultrasound beamforming ASICs and FPGAs, eliminating wide parallel buses that would otherwise dominate PCB real estate. Estimated linearity and noise performance per the Renesas datasheet support the dynamic range needed for harmonic and contrast imaging, while the industrial temperature grade suits portable carts and bedside systems.
추천
Cable Infrastructure / CMTS / DOCSIS Head-End
DOCSIS 3.1 and emerging 4.0 cable head-end digitizers use the ADC1613D125HN/C1's 16-bit 125 Msps dual conversion to capture wide-bandwidth upstream and downstream spectra simultaneously with very low noise floor. The JESD204A serial link handles 192 MHz and wider OFDM channel aggregation without forcing parallel bus fan-out. Per the verified web data, the 56-HVQFN 8x8 mm industrial-grade package suits dense line-card designs, while the dual-channel architecture halves component count versus single-channel ADCs.
추천
Data Acquisition Systems (Industrial Test)
Industrial data acquisition cards leverage the ADC1613D125HN/C1 to record simultaneous sensor channels at 125 Msps, capturing transient events with 16-bit resolution. JESD204A standard compliance simplifies integration with both Renesas and third-party FPGA-based acquisition controllers, reducing firmware churn across platforms. Compared to parallel LVDS ADC options, the serial interface reduces pin count, board traces, and EMI susceptibility. Per the verified web data, the part's industrial temperature screening supports factory-floor and outdoor deployments across many industries.
추천
추천 제품 요약
엔지니어링 참조 데이터: ADC1613D125HN/C1 — 비교, 설계 지침 및 규정 준수 정보.
선택 가이드
대체품과의 비교
| 파라미터 | 이 제품 | ADC1613D125HN/C1,5 | ADC1613D125HN-C18 | ADC1613D105HN-C1 | ADC1213S125HN-C1 | ADC1412D065HN-C1 |
|---|---|---|---|---|---|---|
| Brand | Renesas Electronics (formerly NXP/IDT) | Renesas Electronics | Renesas Electronics | Renesas Electronics | Renesas Electronics | Renesas Electronics |
| Package | 56-VFQFPN (HVQFN) 8x8 mm (SOT684-7) | 56-VFQFPN (HVQFN) 8x8 mm - same | 56-VFQFPN (HVQFN) 8x8 mm - same | 56-VFQFPN (HVQFN) 8x8 mm - same | 56-VFQFPN (HVQFN) 8x8 mm - same | 56-VFQFPN (HVQFN) 8x8 mm - same |
| Resolution | 16 bit | 16 bit | 16 bit | 16 bit | 12 bit | 14 bit |
| Number of Channels | 2 (dual) | 2 (dual) | 2 (dual) | 2 (dual) | 1 (single) | 2 (dual) |
| Maximum Sample Rate | 125 Msps | 125 Msps | 125 Msps | 105 Msps | 125 Msps | 65 Msps |
| Digital Interface | Serial JESD204A | Serial JESD204A | Serial JESD204A | Serial JESD204A | Serial JESD204A | Serial JESD204A |
| Architecture | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined |
| Operating Temperature Range | -40C to +85C (Industrial) | -40C to +85C | -40C to +85C | -40C to +85C | -40C to +85C | -40C to +85C |
주요 차별점
- Higher sample rate than the 105 Msps sibling at the same price tier (vs ADC1613D105HN-C1)
- Higher resolution than the 12-bit speed-matched sibling (vs ADC1213S125HN-C1)
- Full-speed JESD204A serialization matches modern FPGAs without parallel bus fan-out (vs ADC1412D065HN-C1)
설계 노트
Estimated: the 56-VFQFPN exposed pad dominates both ground integrity and thermal performance; solder it directly to a continuous ground plane with at least 12 thermal vias (0.3 mm diameter) for a typical JESD204A ADC dissipating ~450 mW at 125 Msps. Keep analog input traces length-matched and routed away from the JESD204A serial lines; place common-mode capacitors within 2 mm of each differential pair (AINA+/-, AINB+/-) to control kickback ringing on the input transformer or driver amplifier.
Estimated: route the CLKP/CLKN sample clock and the SERDOUTP0/SERDOUTN0 JESD204A lane as a length-matched 100 ohm differential pair on the top layer, with no impedance discontinuities under the part. Use AC-coupling capacitors with matched footprints on both legs; the SYNC differential pair has slightly relaxed routing but must still be 100 ohm and length-matched. Place a ferrite bead on each digital/analog supply rail near the ADC to keep switching noise out of the analog front-end.
Estimated: do not bias the analog inputs with a single-ended source without an in-PCB balun or driver amplifier; the ADC1613D125HN/C1 expects differential drive and degrades its SNR by 8-12 dB when single-ended. Ensure the VCM_A/VCM_B output buffers are decoupled (10 uF + 0.1 uF) to provide stable common-mode bias. Avoid toggling PD or RESETB until the analog supplies have fully settled, otherwise internal registers may latch into non-default states. The internal register map must be initialized over SPI before SCK toggles - many designer SDKs ship default config for IDT/legacy silicon, so verify against the current Renesas datasheet.
Estimated: at 125 Msps with full-speed dual channels, the ADC1613D125HN/C1 dissipates roughly 380-450 mW; using the data-sheet nominal theta_JA of ~30 C/W (HVQPN 8x8 mm, JEDEC 2s2p board), the junction temperature rises ~11-14 C above ambient. With an industrial +85C ceiling, this leaves ~2 C margin on a minimally-fanned board, so a 2-layer stack-up may exceed industrial limits without thermal vias or airflow. Fielded designs should run at 105 Msps or under if deployed in sealed enclosures.
규정 준수 정보
Per distributor listings (Mouser, Octopart) the ADC1613D125HN/C1 ships RoHS-compliant and lead-free. Halogen-free status and full REACH SVHC declarations are not stated in the verified web data and are marked unknown. The part is industrial-grade only (no AEC-Q100 automotive grade); for automotive deployments choose an AEC-Q100-qualified alternative or contact Renesas directly.
