EP1810GM883 vs EP1810GI-45 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1810GM883 disebabkan oleh Altera dan EP1810GI-45 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP1810GM883 EP1810GI-45
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family Classic EPLD (EP1810 series) Altera Classic EPLD
Device Type UV-Erasable Programmable Logic Device (EPLD) UV Erasable Programmable Logic Device (EPLD)
Macrocells 48 24
Dedicated Inputs 12 —
User I/O Pins 48 —
Total Terminals 68 —
Global Clocks 4 —
Supply Voltage (Vcc) 4.5 V to 5.5 V (nominal 5 V) —
Propagation Delay (tpd) 45 ns (max) 45 ns
Maximum Toggle Frequency (fmax) [DATA_NEEDED: fmax value not in source data; Classic EPLD family typical 35-80 MHz depending on grade] —
Process Technology CMOS, UV-erasable —
Kemasan 68-Pin Ceramic Pin Grid Array (PGA) —
Suhu Operasi -55C to +125C (MIL-STD-883 Class B) [DATA_NEEDED: operating temperature range]
Screening MIL-STD-883 Class B (suffix '883' denotes MIL processing) —
Jenis Pemasangan Through-Hole (PGA socket) Through-Hole
Status RoHS [DATA_NEEDED: hermetic ceramic PGA is typically non-RoHS due to lead-bearing solder/finish; not confirmed in source data] Non-compliant (ceramic PGA)
Lead-Free [DATA_NEEDED: military 883B screened parts commonly use SnPb finish] No
Flip-Flops — 48
Speed Grade — -45
Technology — CMOS
Package Type — Ceramic Pin Grid Array with UV window
Kiraan Pin — 68
Programmable — Yes (UV-erasable, electrically programmable)
Tegangan Pemberi Arus — [DATA_NEEDED: VCC range]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga