EP1810JM-45 vs EP1810JI-45 Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1810JM-45 disebabkan oleh Altera dan EP1810JI-45 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EP1810JM-45 | EP1810JI-45 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Device Family | Classic EPLD (EP1810 series) | — |
| Macrocells | 48 | — |
| Usable Gates | ~900 gates | — |
| Propagation Delay (tpd) | 45 ns (max, -45 speed grade) | — |
| Supply Voltage (VCC) | 4.5 V to 5.5 V | — |
| Technology | CMOS, UV-EPROM configuration | CMOS EPROM |
| Package Type | JLCC-68 (ceramic J-leaded chip carrier) | 68-pin JLCC (J-leaded ceramic chip carrier) |
| Package Code | JM (windowed ceramic, UV-erasable) | QCCJ |
| Kiraan Pin | 68 | — |
| Suhu Operasi | -55 C to +125 C (military grade) | -40 °C to +85 °C |
| I/O Compatibility | CMOS / TTL | — |
| Configuration Method | JEDEC fuse map, EPROM programmer | — |
| Programming Technology | UV-erasable EPROM (non-volatile, instant-on) | — |
| Jenis Pemasangan | Surface Mount (J-lead) | — |
| Logic Type | EPLD / PLD (programmable logic device) | — |
| Status RoHS | [DATA_NEEDED: RoHS status - legacy mil-spec part] | — |
| Aras MSL | [DATA_NEEDED: MSL level] | — |
| Manufacturer | — | Altera (now Intel FPGA) |
| Series | — | Classic EPLD Family |
| Device Type | — | UV-Erasable / OTP Complex PLD |
| Macrocell Count | — | 48 |
| Maximum Operating Frequency | — | 33.3 MHz |
| Propagation Delay (tPD) | — | 50 ns |
| Configurable I/O Lines | — | 48 |
| Dedicated Inputs | — | 12 |
| Terminal Form | — | J BEND |
| Package Shape | — | SQUARE |
| Number of Terminals | — | 68 |
| Temperature Grade | — | INDUSTRIAL |
| Tegangan Pemberi Arus | — | 5 V (TTL compatible) |
| Programming Method | — | UV-erase (windowed) / OTP via JEDEC |