EP1830-20CFN vs EP1810LC-25 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1830-20CFN disebabkan oleh Texas Instruments dan EP1810LC-25 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Texas Instruments
EP1830-20CFN EP1830-20CFN - 48-Macrocell CMOS EPLD, 22ns, PLCC-68 | TI

EP1830-20CFN - 48-Macrocell CMOS EPLD, 22ns, PLCC-68 | TI

EP1830-20CFN Obsolete

Pengandingan Spesifikasi

Parametr EP1830-20CFN EP1810LC-25
Merek Texas Instruments Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Device Type Erasable Programmable Logic Device (EPLD) —
Technology CMOS EPROM CMOS EPLD (erasable programmable logic device)
Macrocell Count 48 —
Propagation Delay (tPD) 22 ns 25 ns
Maximum Supply Voltage 5.25 V —
I/O Pins 48 48
Dedicated Inputs 12 12
Kemasan PLCC-68 (QCCJ, J-lead) 68-pin JLCC (J-leaded ceramic chip carrier)
Terminal Pitch 1.27 mm —
Terminal Form J-Bend —
Package Code QCCJ LC = 68-pin JLCC
Package Shape Square —
Operating Temperature Grade Commercial (0C to 70C) —
Typical Operating Current 20 mA at 1 MHz —
Maximum Counter Frequency 50 MHz (4 x 12-bit counters) —
Speed Grade -20 —
Configuration Memory Non-volatile EPROM (UV-erasable) —
Status RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance not confirmed in legacy datasheet]
Product Family — Altera Classic EPLD
Part Number — EP1810LC-25
Macrocells — 48
External Clock Inputs — 4
Supply Voltage (VCC) — 5 V (TTL-compatible)
Operating Mode — Turbo-only (no slow-power mode)
Jenis Pemasangan — Surface Mount
Programmable Interconnect — Global + Local buses
Programming Method — Altera Classic programmer + MAX+PLUS II legacy flow
Status Lingkungan Hidup — Obsolete (legacy Altera Classic family)
Suhu Operasi — [DATA_NEEDED: temperature grade for LC package]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga