EP1SGX25DF672C6 vs EP1SGX25DF67216 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1SGX25DF672C6 disebabkan oleh Intel dan EP1SGX25DF67216 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP1SGX25DF672C6 EP1SGX25DF67216
Merek Intel Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Series Stratix GX —
Logic Elements 25,660 LE 25,660
Number of LABs 2,566 —
Total RAM Bits 1,944,576 bits 1,944,576
User I/O Count 455 —
Number of Transceivers 6 channels (per Stratix GX family) —
Max Transceiver Data Rate 3.125 Gbps 3.1875 Gbps per channel
Core Voltage 1.5 V —
Suhu Operasi 0C to +85C (commercial) Industrial, -40C to +100C (I-suffix family)
Kemasan 672-BBGA FineLine BGA 672-ball FineLine BGA (DF672)
Package Dimensions 33 x 33 mm —
Ball Pitch 1.0 mm —
Jenis Pemasangan Surface Mount Surface Mount (BGA)
Lead-Free / RoHS Lead-Free (per FBGA suffix family) —
Process Technology CMOS —
Family — Stratix GX
Embedded Multipliers (18x18) — [DATA_NEEDED: 18x18 multiplier count]
Number of PLLs — 4
Number of Transceiver Channels — 8 (4 in each of 2 banks)
Min Transceiver Data Rate — 500 Mbps
Core Supply Voltage — 1.5 V
Auxiliary Supply Voltage — 3.3 V
I/O Supply Voltage — 1.5 V / 1.8 V / 2.5 V / 3.3 V (per bank)
Maximum User I/O Pins — [DATA_NEEDED: user I/O count for DF672 package]
On-Die Termination — Yes, 100-ohm differential
Pre-emphasis / Equalization — Programmable (transmitter pre-emphasis; receiver adaptive equalization)
Configuration Schemes — Passive serial, fast passive parallel, JTAG, Altera enhanced configuration
Status RoHS — Lead-free / RoHS compliant (per Altera product family documentation)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga