EP20K600CF672C-9 vs EP20K600CF672C6 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP20K600CF672C-9 disebabkan oleh Altera dan EP20K600CF672C6 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP20K600CF672C-9 EP20K600CF672C6
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Device Type FPGA (APEX 20KC family, complex PLD) —
Typical Gate Count 600,000 gates 600,000 gates
Logic Elements (LEs) [DATA_NEEDED: logic element count] 24,320
Embedded System Blocks (ESBs) [DATA_NEEDED: ESB count and total RAM bits] 160 (each 2,048 bits)
User I/Os 488 pins —
PLLs 4 —
Kemasan 672-ball FBGA (45 x 45 mm, 1.27 mm pitch) 672-ball FineLine BGA (CF672)
Kiraan Pin 672 —
Core Supply Voltage (VCCINT) 1.8 V —
I/O Supply Voltage (VCCIO) 1.8 V / 2.5 V / 3.3 V / 5.0 V (MultiVolt I/O) —
Propagation Delay 1.48 ns —
Suhu Operasi 0 °C to +85 °C (commercial) 0 °C to +85 °C (commercial)
Speed Grade -9 -6 (C6)
Process Technology 0.15 µm all-layer copper interconnect 0.18 µm CMOS, 6 metal layers
Configuration Interface Serial (EPC16 / EPC8 / EPC4 / EPC2 / EPC1) —
Jenis Pemasangan Surface Mount (BGA) —
Status RoHS unknown Non-RoHS (legacy process)
Family — APEX 20KC
Maximum Embedded RAM — 311,296 bits (311 kbit)
Maximum User I/O Pins — 508
Package Body Size — 27 mm × 27 mm
Core Voltage — 1.8 V
I/O Standards Supported — LVCMOS, LVTTL, HSTL, SSTL, GTL+
Embedded PLLs — 4
Configuration Method — SRAM-based, JTAG, EPC16/EPC2

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga