EPM5130JC-1 vs EPM5130QC-1 Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5130JC-1 disebabkan oleh Altera dan EPM5130QC-1 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EPM5130JC-1 | EPM5130QC-1 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Product Type | CPLD (Complex Programmable Logic Device) | UV-Erasable / OTP Complex PLD (CPLD) |
| Family | MAX 5000 | MAX 5000 |
| Usable Gates | 2,500 gates | — |
| Macrocells | 128 | — |
| Logic Array Blocks (LABs) | 8 | — |
| Maximum Operating Frequency | 62.5 MHz | — |
| Propagation Delay (tPD) | 40 ns | — |
| Supply Voltage (VCC) | 5 V | — |
| Dedicated Inputs | 19 | — |
| I/O Pins | 80 | — |
| Kemasan | 84-pin PLCC (J-lead) | PQFP-100 (windowed ceramic) |
| Jenis Pemasangan | Surface Mount | Surface Mount |
| Programming Technology | UV-erasable EPROM (quartz window) | — |
| Process Technology | CMOS | CMOS |
| Suhu Operasi | 0C to +70C (commercial) | Commercial (0 C to +70 C) |
| External Clock Pins | 1 global clock | — |
| Status RoHS | [DATA_NEEDED: RoHS compliance] | [DATA_NEEDED: rohs status] |
| Logic Cells / Macrocells | — | 128 macrocells |
| Usable Gates (marketing) | — | 5130 gates |
| Speed Grade | — | -1 |
| Terminal Pitch | — | 0.635 mm |
| Configuration Memory | — | UV-Erasable EPROM |
| Tegangan Pemberi Arus | — | 5 V (single) |
| Programmable Polarity | — | Yes (per macrocell) |
| Boundary Scan / JTAG | — | Per MAX 5000 family |