EPM5192LI84 vs EPM5192LI-1 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192LI84 disebabkan oleh Altera dan EPM5192LI-1 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5192LI84 EPM5192LI-1
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Device Family MAX 5000 —
Product Type UV-Erasable/OTP Complex PLD (CPLD) —
Usable Gates 3,750 gates 3,750
Macro Cells 192 —
Maximum Toggle Frequency 40 MHz 40 MHz
Pin-to-Pin Delay (tPD) 25 ns —
Supply Voltage (VCC) 5 V (single supply) —
User I/O Pins 64 (max) [DATA_NEEDED: user I/O count for JLCC variant]
Gambaran Suhu Operasi -40 °C to +85 °C (industrial) —
Package Type 84-pin PLCC (J-lead, package code J84/QCCJ) JLCC (windowed, ceramic, UV-erasable)
Jenis Pemasangan Surface Mount (socket-compatible) Surface Mount (JLCC with J-leads)
Configuration Memory OTP / UV-erasable EPROM —
Programming Method Stand-alone programmer (no JTAG on LI84 OTP variant) —
Status RoHS [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS status of ceramic LI variant]
Logic Compatibility TTL-compatible I/O —
Family — MAX 5000
Device Type — EPLD (UV-Erasable/OTP Complex PLD)
Macrocells — 192
Tegangan Pemberi Arus — 5 V
Propagation Delay (tPD) — [DATA_NEEDED: tPD in ns at -1 grade]
Process Technology — CMOS EPROM, UV-erasable
Speed Grade — -1
Suhu Operasi — [DATA_NEEDED: industrial vs military range]
Kiraan Pin — [DATA_NEEDED: pin count of LI package]
Aras MSL — [DATA_NEEDED: MSL level]
Lead Free — [DATA_NEEDED: lead-free]
Programmable Interconnect — Programmable Interconnect Array (PIA)
Architecture — EEPROM/EPROM-based, non-volatile, instant-on

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga