EPM9320ALI84-10N vs EPM9320LC84-10 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9320ALI84-10N disebabkan oleh Altera dan EPM9320LC84-10 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9320ALI84-10N EPM9320LC84-10
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Family MAX 9000 MAX 9000 EPLD
Device Type CPLD (Complex Programmable Logic Device) —
Architecture MAX (Multiple Array MatriX), 3rd generation —
Process Technology CMOS EEPROM 0.7 µm CMOS EEPROM/UV-EPROM
Usable Gates 6,000 to 12,000 6000 (typical)
Macrocells 320 320
Logic Array Blocks (LABs) 20 16
User I/O Pins 56 —
Pin-to-Pin Delay 10 ns —
Maximum Counter Frequency 144.9 MHz —
VCCINT (Core Supply) 5.0 V —
VCCIO (I/O Supply) 3.3 V or 5.0 V —
Input Logic Levels TTL-compatible (at 5.0 V VCCINT) —
In-System Programmability Yes (IEEE Std. 1149.1 JTAG) —
Kemasan 84-pin PLCC (J-lead, 1.270 mm pitch) 84-pin PLCC (JEDEC MO-047)
Jenis Pemasangan Surface Mount (PLCC socket compatible) Surface Mount (PLCC socket also common)
Suhu Operasi -40C to +85C (industrial) 0C to +70C (commercial) [DATA_NEEDED: exact grade suffix]
Configuration Memory EEPROM, non-volatile —
Device — EPM9320
Maximum User I/O Pins — 168 (varies by package)
Pin-to-Pin Logic Delay (tPD) — 10 ns
Maximum Frequency (fCNT) — [DATA_NEEDED: fCNT in MHz]
Supply Voltage (VCC) — 5.0 V (typical, see datasheet)
Programming Interface — JTAG (IEEE 1149.1) boundary-scan, Altera ByteBlaster compatible
Configuration — Non-volatile EEPROM (instant-on, no boot PROM)
Status RoHS — ROHS3 Compliant (per fpgalink listing)
Tingkat sensitiviti Air Nama (MSL) — MSL-3, 168 hours (per fpgalink listing)
Manufacturer Lead Time — 1-7 days (per fpgalink listing)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga