EPM9320BC356-15 vs EPM9320GC280-15 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9320BC356-15 disebabkan oleh Altera dan EPM9320GC280-15 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9320BC356-15 EPM9320GC280-15
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Family MAX 9000 MAX 9000 (EPM9320)
Device Type CPLD (Complex Programmable Logic Device) CPLD - Complex Programmable Logic Device
Architecture Multiple Array MatriX (MAX) - third generation CMOS EEPROM-based, Multiple Array MatriX (MAX)
Macrocells 320 320
Pin-to-Pin Delay (max) 15 ns —
Process Technology CMOS EEPROM —
Supply Voltage (VCC) 4.75 V to 5.25 V (5.0 V typical) 4.75 V to 5.25 V
In-System Programmability Yes (5.0-V ISP via JTAG) —
JTAG Interface IEEE Std. 1149.1 compliant —
Kemasan 356-ball LBGA (BGA-356, 35x35 mm) 280-pin Ceramic Pin Grid Array (CPGA-280)
Jenis Pemasangan Surface Mount Through-hole (PGA socket)
Programmable Type In System Programmable —
Operating Temperature Grade Commercial —
Status RoHS [DATA_NEEDED: RoHS compliance status] ROHS3 compliant (per fpgalink listing)
Lead-Free [DATA_NEEDED: lead-free status] —
Usable Gates — 6,000
Logic Array Blocks (LABs) — 20 (16 macrocells per LAB)
Pin-to-Pin Propagation Delay — 15 ns
Maximum Internal Frequency — 117.6 MHz
Maximum User I/O Pins — 164
I/O Voltage Levels — 3.3 V or 5 V (configurable)
Programmability — 5.0-V in-system programmable (ISP) via IEEE 1149.1 JTAG
Suhu Operasi — 0 C to +70 C (commercial)
Aras MSL — 3 (168 hours)
Technology Node — CMOS EEPROM, third-generation MAX

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga