EPM9320LI84-20N vs EPM9320LC84-10 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9320LI84-20N disebabkan oleh Altera dan EPM9320LC84-10 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9320LI84-20N EPM9320LC84-10
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Family MAX 9000 MAX 9000 EPLD
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 320 320
Usable Gates 6,000 to 12,000 6000 (typical)
User I/O Pins 60 —
Total Pins 84 —
Kemasan PLCC-84 (Plastic Leaded Chip Carrier, J-lead) 84-pin PLCC (JEDEC MO-047)
Propagation Delay (tPD) 20 ns (speed grade -20) —
Pin-to-Pin Delay 16 ns (per DigChip spec block) —
Maximum Counter Frequency 118 MHz —
Logic Family CMOS, EEPROM-based —
Tegangan Pemberi Arus 5.0 V —
Suhu Operasi 0 C to +70 C (commercial) 0C to +70C (commercial) [DATA_NEEDED: exact grade suffix]
Programming Interface IEEE 1149.1 JTAG, in-system programmable JTAG (IEEE 1149.1) boundary-scan, Altera ByteBlaster compatible
Architecture Multiple Array MatriX (MAX) - third generation —
Process Technology Advanced CMOS EEPROM 0.7 µm CMOS EEPROM/UV-EPROM
Status RoHS [DATA_NEEDED: RoHS compliance status] ROHS3 Compliant (per fpgalink listing)
Device — EPM9320
Logic Array Blocks (LABs) — 16
Maximum User I/O Pins — 168 (varies by package)
Pin-to-Pin Logic Delay (tPD) — 10 ns
Maximum Frequency (fCNT) — [DATA_NEEDED: fCNT in MHz]
Supply Voltage (VCC) — 5.0 V (typical, see datasheet)
Jenis Pemasangan — Surface Mount (PLCC socket also common)
Configuration — Non-volatile EEPROM (instant-on, no boot PROM)
Tingkat sensitiviti Air Nama (MSL) — MSL-3, 168 hours (per fpgalink listing)
Manufacturer Lead Time — 1-7 days (per fpgalink listing)

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga