EPM9560WC208 vs EPM9560RC208-10 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9560WC208 disebabkan oleh Altera dan EPM9560RC208-10 disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9560WC208 EPM9560RC208-10
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Family MAX 9000 MAX 9000
Device Type EE Programmable Logic Device (CPLD) CPLD (Complex Programmable Logic Device)
Macrocells 560 560
Logic Array Blocks (LABs) 35 16
Flip-Flops 772 —
Maximum User I/O 149 —
Frekuensi Klock Maksimum 117.6 MHz —
Propagation Delay (tpd, -15 grade) 16.6 ns —
Tegangan Pemberi Arus 3.3 V or 5 V —
Process Technology CMOS, electrically erasable 0.30 µm CMOS EEPROM
Kemasan 208-pin CQFP (Ceramic Quad Flat Pack) 208-pin RQFP (Plastic Quad Flat Pack)
Terminal Pitch 0.50 mm —
Jenis Pemasangan Surface Mount Surface Mount
Programming Interface IEEE 1149.1 JTAG —
Configuration Memory Non-volatile EE (instant-on) EEPROM (in-system programmable via JTAG)
Hot Socketing Support Yes —
Aras MSL [DATA_NEEDED: MSL level] —
Status RoHS [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: not stated in retrieved distributor listings]
Maximum User I/O Pins — 212 (208-pin package variant)
Usable Gates — 12,000
Pin-to-Pin Delay (tPD) — 10 ns
Maximum Frequency (fMAX) — [DATA_NEEDED: internal toggle frequency in MHz]
Supply Voltage (VCCINT) — 5.0 V
I/O Standards Supported — 5.0 V TTL, 3.3 V LVTTL, 2.5 V (multiVolt I/O)
Suhu Operasi — 0C to +70C (commercial)
Lead-Free — [DATA_NEEDED: confirm lead-free status -10 suffix is conventional Pb-containing]
Programmability — JTAG (IEEE 1149.1) in-system programming

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga