EP1SGX25DF672I6N - Stratix GX FPGA 25K LE, 672-FBGA | Intel
MPN: EP1SGX25DF672I6N β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $425 | $425.00 |
| 10 | $398 | $3,980.00 |
| 100 | $362 | $36,200.00 |
| 500 | $329 | $164,500.00 |
| 1,000 | $298 | $298,000.00 |
Drop-in alternatives for EP1SGX25DF672I6N β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EP1SGX25DF672I6
β Drop-Inβ In Stock
$145 / Unit
View Datasheet βEP1SGX25DF672I5N
β Drop-Inβ In Stock
$118 / Unit
View Datasheet βEP1SGX25CF672I6N
β Drop-Inβ In Stock
$171 / Unit
View Datasheet βEP1SGX10DF672I6N
β Drop-Inβ In Stock
$85.2 / Unit
View Datasheet βEP1SGX25CF672I6
β Drop-Inβ In Stock
$171 / Unit
View Datasheet βEP1SGX25CF672I7N
β Drop-Inβ In Stock
$171 / Unit
View Datasheet βEP1SGX25DF672I6N Maximum Ratings & Electrical Characteristics
| Manufacturer | Intel (formerly Altera) |
| Series | Stratix GX |
| Logic Elements / Cells | 25,660 |
| Logic Array Blocks (LABs) | 2566 |
| User I/O Pins | 455 |
| Supply Voltage - Core | 1.425 V to 1.575 V (nominal 1.5 V) |
| Operating Temperature | 0C to 85C (Industrial) |
| Package / Case | 672-BBGA, FCBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Package Dimensions | 33 x 33 mm, 1 mm pitch |
| Mounting Type | Surface Mount |
| Lead Free / RoHS | Lead Free, RoHS Compliant |
| Logic Family | CMOS |
| Internal Clock Speed | 5000 MHz |
| Process Technology | 1.5V CMOS |
EP1SGX25DF672I6N Pin Configuration
| Pin A1 | I/O β User I/O - bank assignment per datasheet ball map |
| Pin A2 | VCCIO1 β I/O bank 1 supply |
| Pin B1 | GND β Ground |
| Pin B2 | I/O β User I/O |
| Pin C1 | I/O β User I/O |
| Pin C2 | VCC β Core 1.5V supply |
| Pin D1 | GND β Ground |
| Pin D2 | I/O β User I/O |
| Pin E1 | I/O β User I/O |
| Pin E2 | VCCA_PLL β PLL analog supply |
| Pin F1 | GND β Ground |
| Pin F2 | I/O β User I/O |
| Pin G1 | I/O β User I/O |
| Pin G2 | VCC_PGM β Configuration supply |
| Pin H1 | GND β Ground |
| Pin H2 | I/O β User I/O |
| Pin J1 | I/O β User I/O |
| Pin J2 | VCCIO2 β I/O bank 2 supply |
| Pin K1 | GND β Ground |
| Pin K2 | I/O β User I/O |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EP1SGX25DF672I6N is suitable for 6 applications: 10 Gigabit Ethernet Line Card, SONET/SDH Framer and Mapper, Custom Protocol Bridge and Adapter, High-Speed Test and Measurement Equipment, Wireless Baseband DSP Co-Processor, Industrial Imaging and Video Processing.
10 Gigabit Ethernet Line Card
The EP1SGX25DF672I6N fits 10 Gigabit Ethernet line cards because its integrated 3.125 Gbps transceivers pair with external PHY devices to implement XAUI or KR backplane channels. With 25,660 logic elements the device can host a custom MAC plus traffic manager at line rate. Its 1.5V core consumes moderate power at typical 10G designs running 150-200 MHz logic; PCB layout for the 672-FBGA demands microvia stack-up to escape the 1mm ball pitch cleanly.
Recommended
SONET/SDH Framer and Mapper
Stratix GX devices including the EP1SGX25DF672I6N were widely adopted for SONET OC-192 and SDH STM-64 framer/mapper ASICs. The high-speed transceivers feed serial OC-192 streams while the 25K-LE fabric implements framer, mapper, and pointer-processing state machines. The 0C-85C industrial temperature range suits central-office deployments. The 672-FBGA exposes sufficient I/O for parallel backplane buses interfacing to network processors.
Recommended
Custom Protocol Bridge and Adapter
The EP1SGX25DF672I6N works well as a custom protocol bridge between serial standards such as Aurora, Serial RapidIO, Fibre Channel, or proprietary chip-to-chip links. The transceivers handle serialization while the 25K LE fabric maps packet formats and manages flow control. Its industrial temperature rating suits storage and telecom equipment, and the obsolete status is acceptable for long-life industrial systems already in field deployment.
Recommended
High-Speed Test and Measurement Equipment
Test instruments such as logic analyzers, protocol exercisers, and bit-error-rate testers leverage the EP1SGX25DF672I6N for parallel stimulus generation and protocol decode. The 455 user I/Os allow direct parallel connection to DUT fixtures, while the transceivers generate high-speed serial traffic. Mid-range 25K-LE density supports state-machine-rich protocol decode without the cost of higher-density Stratix II devices, and the BGA package fits typical instrument backplane cards.
Recommended
Wireless Baseband DSP Co-Processor
The EP1SGX25DF672I6N can serve as a baseband DSP co-processor alongside ASIC DSP chips for 3G/4G base station channel cards. The dedicated multiplier blocks implement FIR filters and FFT engines while the transceivers connect to CPRI or OBSAI links to the radio unit. With 25K LE the device fits channel-card processing for 1-2 antennas at 20 MHz LTE bandwidth. Industrial temperature operation suits outdoor base-station enclosures.
Recommended
Industrial Imaging and Video Processing
The EP1SGX25DF672I6N drives industrial machine-vision pipelines: parallel Camera Link input, image preprocessing, and compression before Ethernet transmission. The 455 user I/Os accommodate multi-tap Camera Link cameras, while the 25K-LE fabric fits Bayer-to-YUV conversion plus JPEG2000 encoders. Industrial 0C-85C operation suits factory floor environments, and the obsolete status matches the long product life cycles typical of factory automation systems.
Recommended
Recommended Products Summary
Engineering reference data for EP1SGX25DF672I6N β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EP1SGX25DF672I6 | EP1SGX25DF672I5N | EP1SGX25CF672I6N | EP1SGX10DF672I6N | EP1SGX25CF672I7N |
|---|---|---|---|---|---|---|
| Brand | Intel | Intel | Intel | Intel | Intel | Intel |
| Package | 672-FBGA (27x27) | 672-FBGA (27x27) - same | 672-FBGA (27x27) - same | 672-FBGA (27x27) - same | 672-FBGA (27x27) - same | 672-FBGA (27x27) - same |
| Logic Elements | 25,660 | 25,660 | 25,660 | 25,660 | 10,570 | 25,660 |
| Speed Grade | I6 (Industrial -6) | I6 | I5 (slower) | C6 (different bin) | I6 | I7 (faster) |
| Temperature Grade | Industrial 0C-85C | Industrial 0C-85C | Industrial 0C-85C | Industrial 0C-85C | Industrial 0C-85C | Industrial 0C-85C |
| Core Voltage | 1.5 V | 1.5 V | 1.5 V | 1.5 V | 1.5 V | 1.5 V |
| Logic Family | Stratix GX | Stratix GX | Stratix GX | Stratix GX | Stratix GX | Stratix GX |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
| Unit Price (qty 1, USD, 2026-09-07) | 425.00 | 380-420 | 350-395 | 400-440 | 200-240 | 450-490 |
Key Differentiators
- Higher logic capacity than lower-density siblings (vs EP1SGX10DF672I6N)
- Higher speed grade than I5 variant (vs EP1SGX25DF672I5N)
- Industrial temperature range (vs EP1SGX25DF672C7N)
- Same-footprint drop-in across the Stratix GX 25K family (vs Stratix IV GX (EP4SGX25))
Design Notes
The 672-ball FCBGA at 1mm ball pitch demands a high-layer-count PCB (typically 10-14 layers) with microvia (laser-drilled or stacked) technology to fan out signals from the inner balls. Use 0.5 oz copper on outer signal layers and 1 oz on internal power/ground planes. Place at least four GND vias within the BGA escape pattern on each signal pin to provide reference return paths and thermal dissipation. Thermal via arrays under the package center are required to keep junction temperature within the 0C-85C industrial range at typical 5-10W dissipation.
Implement the Altera/Intel recommended power sequencing: VCC (1.5V core) ramps first, then VCCPD (pre-drive) and VCCIO banks in order. Each rail should use a dedicated voltage supervisor; monotonic ramp of 1.5V core to within 1.425V-1.575V must complete within 100ms of power-on. Decoupling follows the Quartus II pin planner recommendations: 0.1uF X7R + 10uF bulk per rail per region, with additional bulk near the package. Estimate: a typical 25K-LE Stratix GX design draws 2-5A on VCC at moderate utilization, requiring 6+ A capable regulators.
Do not assume all 672 balls are user I/O: roughly 455 are user I/O, the remaining ~217 are power, ground, JTAG (TCK/TMS/TDO/TDI), configuration (MSELn, nCONFIG, nSTATUS, CONF_DONE), PLL analog supplies (VCCA_PLL, VCCD_PLL), and dedicated transceiver channel pins. Review the Stratix GX pin-out file before PCB layout to avoid routing into reserved balls. Also: the 1.5V process is sensitive to latch-up - all I/O must be within spec before applying VCCIO. The I6 suffix denotes industrial temperature 0C-85C; verify the operating profile against your enclosure thermal budget.
Estimated thermal dissipation at 70% utilization with 8 transceivers active is 6-8W. Without forced airflow on the 33x33mm package, junction temperature can exceed 85C in still air. Recommended: 100-200 LFM airflow with the device oriented to allow airflow across the package top, plus a thermal via array of at least 9 vias per power/ground ball to conduct heat into inner ground planes. Compute junction temperature from measured case temperature using theta_JA from the Stratix GX thermal model.
Compliance Information
RoHS compliant per DigiKey and Mouser listings. AEC-Q100 not qualified - this is a commercial/industrial-grade FPGA. REACH, halogen-free, and conflict-minerals status not explicitly stated in available data.