ADC1213D105HN-C18 vs ADC1213D080HN-C18 Comparação

Comparação detalhada lado a lado de ADC1213D105HN-C18 por Renesas Electronics e ADC1213D080HN-C18 por Renesas Electronics. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Renesas Electronics
ADC1213D105HN-C18 ADC1213D105HN-C18 - Dual 12-bit 105MSPS ADC, JESD204A | Renesas

ADC1213D105HN-C18 - Dual 12-bit 105MSPS ADC, JESD204A | Renesas

ADC1213D105HN-C18 ✓ Ativo
Renesas Electronics
ADC1213D080HN-C18 ADC1213D080HN-C18 - 12-bit 80MSPS Dual ADC with JESD204A | Renesas

ADC1213D080HN-C18 - 12-bit 80MSPS Dual ADC with JESD204A | Renesas

ADC1213D080HN-C18 ✓ Ativo

Comparação de especificações

Parâmetro ADC1213D105HN-C18 ADC1213D080HN-C18
Marca Renesas Electronics Renesas Electronics
Categoria ADC/DAC ADC/DAC
Status do ciclo de vida Ativo Ativo
Status do estoque In Stock In Stock
Preço unitário (USD) $39,95 $21,75
Resolução 12 bit 12 bit
Number of Channels 2 (dual, simultaneous sampling) 2 (dual, simultaneous sampling)
Sampling Rate (per channel) 105 MSPS —
Sampling Rate (per second) 105M —
Architecture Pipelined Pipelined
Data Interface Serial JESD204A (configurable lanes) —
Input Type Differential analog inputs Differential / single-ended (configurable)
Number of Inputs 2 —
Encapsulamento 56-VFQFPN exposed pad (8x8 mm) 56-VFQFPN exposed pad (8x8 mm)
Tipo de montagem Surface Mount Surface Mount
Packaging Tape & Reel —
Status RoHS [DATA_NEEDED: RoHS status] Compliant
Faixa de temperatura de operação [DATA_NEEDED: operating temperature range] -40 C to +85 C (industrial)
Tensão de alimentação [DATA_NEEDED: supply voltage] —
Power Dissipation [DATA_NEEDED: power dissipation] —
INL (max) [DATA_NEEDED: INL] —
DNL (max) [DATA_NEEDED: DNL] —
SNR [DATA_NEEDED: SNR] [DATA_NEEDED: SNR dBFS at fIN]
SFDR [DATA_NEEDED: SFDR] [DATA_NEEDED: SFDR dBc]
Sampling Rate per Channel — 80 MSPS
Data Output Interface — JESD204A (serial, up to 3.125 Gbps lane)
Analog Supply Voltage (AVDD) — 1.8 V
Digital/Drive Supply Voltage (DRVDD) — 3.3 V
Input Bandwidth — [DATA_NEEDED: full-power input bandwidth MHz]
ENOB — [DATA_NEEDED: ENOB bits at fIN]
Power Consumption — [DATA_NEEDED: power mW per channel at 80 MSPS]
Configuration Interface — SPI-compatible serial
Nível MSL — 3 (per JEDEC J-STD-020)
Lead-Free — Yes

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação