EP2S130F1020C5ES vs EP2S130F1020C5N Comparação
Comparação detalhada lado a lado de EP2S130F1020C5ES por Altera e EP2S130F1020C5N por Intel. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.
Comparação de especificações
| Parâmetro | EP2S130F1020C5ES | EP2S130F1020C5N |
|---|---|---|
| Marca | Altera | Intel |
| Categoria | FPGA & CPLD | FPGA & CPLD |
| Status do ciclo de vida | Obsolete | NRND |
| Status do estoque | In Stock | In Stock |
| Preço unitário (USD) | $1.380,00 | $1.320,00 |
| Family | Stratix II | Stratix II |
| Logic Elements | 132,540 | 132,540 |
| Embedded Memory Bits | 6,747,840 | — |
| Maximum User I/Os | 742 | — |
| Process Technology | 90 nm | 90 nm |
| Core Voltage | 1.2 V | — |
| Maximum Internal Clock Frequency | 609.76 MHz | — |
| Speed Grade | -5 | — |
| Encapsulamento | 1020-ball FC-FBGA (flip-chip BGA) | 1020-ball FC-FBGA (33x33 mm) |
| Operating Temperature (Junction) | 0C to 85C (commercial) | — |
| Logic Array Blocks (LABs) | 6,747 | — |
| Adaptive Logic Modules (ALMs) | 53,016 | 6627 LABs (per Jotrin listing) |
| Total RAM Blocks | [DATA_NEEDED: total RAM blocks] | — |
| Embedded DSP Blocks | [DATA_NEEDED: embedded DSP blocks count] | — |
| Embedded 18x18 Multipliers | [DATA_NEEDED: 18x18 multiplier count] | — |
| PLLs | [DATA_NEEDED: PLL count] | 4 (typical Stratix II feature) |
| Configuration | SRAM-based, JTAG/AS/PS modes | — |
| Status RoHS | Compliant (lead-free) | [DATA_NEEDED: rohs status] |
| Tipo de montagem | Surface Mount | Surface Mount |
| Total Memory Bits | — | 6,747,840 bits |
| User I/Os | — | 734 |
| Core Supply Voltage (VCCINT) | — | 1.15 V to 1.25 V |
| Maximum Internal Frequency | — | 609.76 MHz |
| Temperatura de operação | — | Commercial (0C to +85C, C5 grade) |
| Temperature Grade | — | C5 (other - per Partstack) |
| Lead-Free | — | [DATA_NEEDED: lead-free status] |
| Global Clock Networks | — | 16 (typical Stratix II feature) |
| Configuration Method | — | Serial/Parallel via Quartus II (typical Stratix II) |
| Country of Origin | — | Republic of Korea (per GlobalSpec) |
| ECCN | — | 3A001.a.7.a (per GlobalSpec) |
| Estimated EOL Date | — | 2023 (per GlobalSpec) |