EP910DC-35 vs EP910IDC-15 Comparação

Comparação detalhada lado a lado de EP910DC-35 por Altera e EP910IDC-15 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EP910DC-35 EP910IDC-15
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $10,95 $9,95
Device Type UV-Erasable CMOS PLD (PAL-type) —
Family Classic EPLD EP910 Classic EPLD
Architecture PAL-type sum-of-products AND-OR array —
Usable Gates 900 gates —
Macrocells 24 24
Product Terms 240 —
Dedicated Inputs 12 10
I/O Pins 24 24
Total Inputs 36 —
Propagation Delay (tpd) 35 ns —
Frequência máxima de clock 37 MHz (typical, internal) —
Supply Voltage (Vcc) 4.75 V to 5.25 V (5 V nominal) —
Temperatura de operação 0 °C to +70 °C (commercial) —
Encapsulamento 40-pin CDIP (Ceramic DIP) with quartz window 40-pin CDIP (Ceramic DIP, through-hole)
Lead Pitch 2.540 mm —
Termination Style Through-Hole —
Programming Method JEDEC fuse map via device programmer; UV erase —
Technology CMOS, UV-erasable EPROM cell —
Status RoHS Non-compliant (ceramic DIP with Pb-bearing lead finish) non_compliant (ceramic DIP contains lead)
Lifecycle Obsolete / last-time-buy from authorized distributors —
Manufacturer — Altera (now Intel PSG)
Equivalent Gates — 450
Flip-Flops — 48
Pin-to-Pin Delay (tPD) — 15 ns
Maximum Frequency (fCNT) — 66.6 MHz
Supply Voltage (VCC) — 5 V
Terminal Count — 40
Terminal Form — Through-Hole
Temperature Grade — Commercial (0C to +70C)
Programmable Security Bit — Yes
On-board Test Circuitry — Yes
Logic Type — UV Erasable EPROM-based
Programming Technology — EPROM (UV-erasable)

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação