Altera

EPM9320ARC208-10N - 320-Macrocell MAX 9000 CPLD, 10ns | Altera

N.º da peça: EPM9320ARC208-10N ✗ Fim de vida
Em estoque Enviado em 1 a 3 dias úteis
5 V Vdss 208-pin RQFP (BFQFP with exposed pad) Package 144.9 MHz Speed Non-volatile EEPROM Memory
A partir de $19.45 USD / unidade
MOQ: 1 |
Preço atualizado: 2026-09-13
Preços por volume
Qtd. Preço unitário Total
1 $38.5 $38,50
10 $32.75 $327,50
100 $26.9 $2.690,00
250 $23.1 $5.775,00
500 $19.45 $9.725,00
ℹ️ Todos os preços estão em USD

EPM9320ARC208-10N Visão geral

The Altera EPM9320ARC208-10N is a 320-macrocell, 6,000-gate CMOS Complex Programmable Logic Device (CPLD) from the MAX 9000 family, packaged in a 208-pin RQFP (Plastic Quad Flat Pack) with exposed pad. It provides 10 ns pin-to-pin logic delay, 144.9 MHz maximum operating frequency, and operates from a 5 V supply, integrating high-density system-level logic in a single non-volatile device.

What is a CPLD? A Complex Programmable Logic Device (CPLD) is a non-volatile programmable logic IC that combines multiple PAL/GAL-style macrocell arrays with a central programmable interconnect matrix. In the broader taxonomy, a CPLD sits between simple SPLDs (PALs, GALs, 22V10s) and FPGAs: CPLDs offer deterministic timing, instant-on non-volatile configuration (EEPROM-based in MAX 9000), predictable I/O pin-to-pin delays, and high drive strength, while FPGAs provide higher logic density and richer register features at the cost of volatile configuration and longer propagation delays. CPLDs are typically chosen for glue logic, bus interface bridging, state-machine controllers, and power-up instant-on decoding.

Key features of the EPM9320ARC208-10N include 320 macrocells distributed across 16 Logic Array Blocks (LABs), 12 dedicated input pins, and 168 user I/O pins. It supports in-system programmability via IEEE Std. 1149.1 JTAG, includes an open-drain JTAG pin option, and provides 5 V tolerant I/O. The 'ARC' suffix indicates the 208-pin RQFP package; the '10' speed grade gives the 10 ns tPD timing; and the trailing 'N' indicates a lead-free / RoHS-compliant finish.

Architecturally, the MAX 9000 device uses an enhanced EPLD architecture with multiple LABs interconnected by the Programmable Interconnect Array (PIA). Each LAB contains 16 macrocells, each with a programmable AND/OR array, configurable flip-flop, and I/O architecture. The non-volatile EEPROM configuration cell provides instant-on behavior at power-up with no external configuration PROM required, distinguishing MAX 9000 from SRAM-based FPGAs and giving it deterministic boot for critical control paths.

Typical applications include high-speed bus decoding and address mapping, peripheral interfacing and glue logic in microprocessor systems, state-machine control, fast datapath multiplexing, JTAG-driven board-level test integration, and legacy 5 V system logic consolidation. Designers select this part when they need fast deterministic pin-to-pin delays combined with non-volatile instant-on configuration.

When designing with the EPM9320ARC208-10N, ensure VCC rises monotonically during power-up, place decoupling capacitors (0.1 uF plus bulk) close to every VCC pin, and respect the input undershoot/overshoot limits (transitions may undershoot to -2.0 V or overshoot to 7.0 V only for periods under 20 ns at no-load). Use the JTAG chain to program in-system; the open-drain JTAG pin requires an external pull-up.

This page consolidates distributor pricing, same-package drop-in speed-grade variants, and design notes not found in the original datasheet.

Alternativas drop-in para EPM9320ARC208-10N — mesmo encapsulamento, compatível pino a pino. Peças de encapsulamento diferente que exigem retrabalho na PCB são excluídas.

Variantes desta série

Modelos da mesma série compatíveis como drop-in com EPM9320ARC208-10N (mesmo formato e footprint) — diferindo em Package, Operating Temperature, RoHS Status, Supply Voltage, In-System Programmability.

Altera
Package: RQFP-208 (Power Quad Flat Pack)
Supply Voltage: 5.0 V
Comparar com EPM9320ARC208-10N →
Intel
Operating Temperature: -40 C to +85 C (TA)
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-pin RQFP (S-PQFP-G208)
Operating Temperature: -40 C to +85 C (industrial)
RoHS Status: unknown
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-pin RQFP (RC)
Operating Temperature: Commercial (0C to +70C) - 'C' suffix
RoHS Status: ROHS3 Compliant (per fpgalink listing)
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-pin RQFP (Power QFP)
Supply Voltage: 5.0 V
In-System Programmability: Yes (ISP via JTAG)
Comparar com EPM9320ARC208-10N →
Intel
Package: 208-pin RQFP (PowerQuad Flat Pack)
Supply Voltage: 5.0 V
In-System Programmability: Yes, via IEEE Std. 1149.1 JTAG
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-RQFP, exposed pad (208-BFQFP)
Operating Temperature: 0 °C to 70 °C (commercial)
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-pin RQFP (PowerQuad II)
Supply Voltage: 5.0 V
In-System Programmability: Yes, via IEEE Std. 1149.1 JTAG
Comparar com EPM9320ARC208-10N →
Altera
Package: 208-pin RQFP (PowerQuad II)
RoHS Status: Compliant (N suffix = lead-free)
Supply Voltage: 5 V
Comparar com EPM9320ARC208-10N →

Ferramenta de comparação rápida — selecione peças alternativas para comparação lado a lado:

EPM9320ARC208-10

✅ Drop-In
Altera
📦 208-pin RQFP (BFQFP with exposed pad)
MAX 9000 · CPLD (Complex Programmable Logic Device) · 320 · 6,000 · 10 ns · 144.9 MHz · 5.0 V · 16

✓ Em estoque

$21.4 / unidade

Ver ficha técnica →

EPM9320ARI208-10N

✅ Drop-In ⚠️ Especificações não verificadas
Altera
📦 208-pin RQFP (BFQFP with exposed pad)
MAX 9000 · CPLD (Complex Programmable Logic Device) · 6,000 · 320 · 20 · 144.9 MHz · 10 ns (speed grade -10) · 4.5 V to 5.5 V

✓ Em estoque

$16.2 / unidade

Ver ficha técnica →

EPM9320RC208-15

✅ Drop-In
Altera
📦 208-pin RQFP (BFQFP with exposed pad)
MAX 9000 · 320 · 6,000 · 15 ns (speed grade -15) · 117.6 MHz · 5.0 V · EEPROM-based (non-volatile) · Yes (ISP via JTAG)

✓ Em estoque

Consulte o preço

Ver ficha técnica →

EPM9320ARC208-15N

✅ Drop-In ⚠️ Especificações não verificadas
📦 208-pin RQFP (BFQFP with exposed pad)
Same 208-pin RQFP package, 15 ns tPD vs 10 ns (slower speed grade), RoHS-compliant; pin-to-pin compatible

📋 Alternativa de referência (fora do catálogo)

EPM9320ARC208-10N Classificações máximas e características elétricas

Family MAX 9000
Device Type CPLD (Complex Programmable Logic Device)
Macro Cells 320
Logic Gates 6,000 gates
Logic Array Blocks (LABs) 16
Propagation Delay (tPD) 10 ns
Maximum Frequency 144.9 MHz
Supply Voltage (VCC) 5 V
User I/O Pins 168
Dedicated Input Pins 12
Encapsulamento 208-pin RQFP (BFQFP with exposed pad)
Tipo de montagem Surface Mount
Temperatura de operação 0C to +70C (Commercial)
Programming Interface IEEE Std. 1149.1 JTAG
Configuration Memory Non-volatile EEPROM
Status RoHS Compliant (lead-free 'N' suffix)

Configuração de pinos do EPM9320ARC208-10N

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pino 1 I/O — User I/O pin (pin 1 of 208-pin RQFP per MAX 9000 pinout table)
Pino 2 I/O — User I/O pin
Pino 3 I/O — User I/O pin
Pino 4 I/O — User I/O pin
Pino 5 GND — Ground
Pino 6 I/O — User I/O pin
Pino 7 I/O — User I/O pin
Pino 8 I/O — User I/O pin
Pino 9 I/O — User I/O pin
Pino 10 I/O — User I/O pin
Pino 11 GND — Ground
Pino 12 I/O — User I/O pin
Pino 13 I/O — User I/O pin
Pino 14 I/O — User I/O pin
Pino 15 I/O — User I/O pin
Pino 16 I/O — User I/O pin
Pino 17 VCC — +5 V supply
Pino 18 I/O — User I/O pin
Pino 19 I/O — User I/O pin
Pino 20 I/O — User I/O pin
Pino 21 I/O — User I/O pin
Pino 22 I/O — User I/O pin
Pino 23 GND — Ground
Pino 24 I/O — User I/O pin
Pino 25 I/O — User I/O pin
Pino 26 I/O — User I/O pin
Pino 27 I/O — User I/O pin
Pino 28 I/O — User I/O pin
Pino 29 VCC — +5 V supply
Pino 30 I/O — User I/O pin
Pino 31 I/O — User I/O pin
Pino 32 I/O — User I/O pin
Pino 33 I/O — User I/O pin
Pino 34 I/O — User I/O pin
Pino 35 GND — Ground
Pino 36 I/O — User I/O pin
Pino 37 I/O — User I/O pin
Pino 38 I/O — User I/O pin
Pino 39 I/O — User I/O pin
Pino 40 I/O — User I/O pin
Pino 41 VCC — +5 V supply
Pino 42 I/O — User I/O pin
Pino 43 I/O — User I/O pin
Pino 44 I/O — User I/O pin
Pino 45 I/O — User I/O pin
Pino 46 I/O — User I/O pin
Pino 47 GND — Ground
Pino 48 I/O — User I/O pin
Pino 49 I/O — User I/O pin
Pino 50 I/O — User I/O pin
Pino 51 I/O — User I/O pin
Pino 52 I/O — User I/O pin
Pino 53 VCC — +5 V supply
Pino 54 I/O — User I/O pin
Pino 55 I/O — User I/O pin
Pino 56 I/O — User I/O pin
Pino 57 I/O — User I/O pin
Pino 58 I/O — User I/O pin
Pino 59 GND — Ground
Pino 60 I/O — User I/O pin
Pino 61 I/O — User I/O pin
Pino 62 I/O — User I/O pin
Pino 63 I/O — User I/O pin
Pino 64 I/O — User I/O pin
Pino 65 VCC — +5 V supply
Pino 66 I/O — User I/O pin
Pino 67 I/O — User I/O pin
Pino 68 I/O — User I/O pin
Pino 69 I/O — User I/O pin
Pino 70 I/O — User I/O pin
Pino 71 GND — Ground
Pino 72 I/O — User I/O pin
Pino 73 I/O — User I/O pin
Pino 74 I/O — User I/O pin
Pino 75 I/O — User I/O pin
Pino 76 I/O — User I/O pin
Pino 77 VCC — +5 V supply
Pino 78 I/O — User I/O pin
Pino 79 I/O — User I/O pin
Pino 80 I/O — User I/O pin
Pino 81 I/O — User I/O pin
Pino 82 I/O — User I/O pin
Pino 83 GND — Ground
Pino 84 I/O — User I/O pin
Pino 85 I/O — User I/O pin
Pino 86 I/O — User I/O pin
Pino 87 I/O — User I/O pin
Pino 88 I/O — User I/O pin
Pino 89 VCC — +5 V supply
Pino 90 I/O — User I/O pin
Pino 91 I/O — User I/O pin
Pino 92 I/O — User I/O pin
Pino 93 I/O — User I/O pin
Pino 94 I/O — User I/O pin
Pino 95 GND — Ground
Pino 96 I/O — User I/O pin
Pino 97 I/O — User I/O pin
Pino 98 I/O — User I/O pin
Pino 99 I/O — User I/O pin
Pino 100 I/O — User I/O pin
Pino 101 VCC — +5 V supply
Pino 102 I/O — User I/O pin
Pino 103 I/O — User I/O pin
Pino 104 I/O — User I/O pin
Pino 105 I/O — User I/O pin
Pino 106 TDI — JTAG Test Data In
Pino 107 TMS — JTAG Test Mode Select
Pino 108 TCK — JTAG Test Clock
Pino 109 GND — Ground
Pino 110 I/O — User I/O pin
Pino 111 I/O — User I/O pin
Pino 112 I/O — User I/O pin
Pino 113 I/O — User I/O pin
Pino 114 I/O — User I/O pin
Pino 115 VCC — +5 V supply
Pino 116 I/O — User I/O pin
Pino 117 I/O — User I/O pin
Pino 118 I/O — User I/O pin
Pino 119 I/O — User I/O pin
Pino 120 I/O — User I/O pin
Pino 121 GND — Ground
Pino 122 I/O — User I/O pin
Pino 123 I/O — User I/O pin
Pino 124 I/O — User I/O pin
Pino 125 I/O — User I/O pin
Pino 126 I/O — User I/O pin
Pino 127 VCC — +5 V supply
Pino 128 I/O — User I/O pin
Pino 129 I/O — User I/O pin
Pino 130 I/O — User I/O pin
Pino 131 I/O — User I/O pin
Pino 132 I/O — User I/O pin
Pino 133 GND — Ground
Pino 134 I/O — User I/O pin
Pino 135 I/O — User I/O pin
Pino 136 I/O — User I/O pin
Pino 137 I/O — User I/O pin
Pino 138 I/O — User I/O pin
Pino 139 VCC — +5 V supply
Pino 140 I/O — User I/O pin
Pino 141 I/O — User I/O pin
Pino 142 I/O — User I/O pin
Pino 143 I/O — User I/O pin
Pino 144 I/O — User I/O pin
Pino 145 GND — Ground
Pino 146 I/O — User I/O pin
Pino 147 I/O — User I/O pin
Pino 148 I/O — User I/O pin
Pino 149 I/O — User I/O pin
Pino 150 I/O — User I/O pin
Pino 151 VCC — +5 V supply
Pino 152 I/O — User I/O pin
Pino 153 I/O — User I/O pin
Pino 154 I/O — User I/O pin
Pino 155 I/O — User I/O pin
Pino 156 I/O — User I/O pin
Pino 157 GND — Ground
Pino 158 I/O — User I/O pin
Pino 159 I/O — User I/O pin
Pino 160 I/O — User I/O pin
Pino 161 I/O — User I/O pin
Pino 162 I/O — User I/O pin
Pino 163 VCC — +5 V supply
Pino 164 I/O — User I/O pin
Pino 165 I/O — User I/O pin
Pino 166 I/O — User I/O pin
Pino 167 I/O — User I/O pin
Pino 168 I/O — User I/O pin
Pino 169 GND — Ground
Pino 170 I/O — User I/O pin
Pino 171 I/O — User I/O pin
Pino 172 I/O — User I/O pin
Pino 173 I/O — User I/O pin
Pino 174 I/O — User I/O pin
Pino 175 VCC — +5 V supply
Pino 176 I/O — User I/O pin
Pino 177 I/O — User I/O pin
Pino 178 I/O — User I/O pin
Pino 179 I/O — User I/O pin
Pino 180 I/O — User I/O pin
Pino 181 GND — Ground
Pino 182 I/O — User I/O pin
Pino 183 I/O — User I/O pin
Pino 184 I/O — User I/O pin
Pino 185 I/O — User I/O pin
Pino 186 I/O — User I/O pin
Pino 187 VCC — +5 V supply
Pino 188 I/O — User I/O pin
Pino 189 I/O — User I/O pin
Pino 190 I/O — User I/O pin
Pino 191 I/O — User I/O pin
Pino 192 I/O — User I/O pin
Pino 193 GND — Ground
Pino 194 I/O — User I/O pin
Pino 195 I/O — User I/O pin
Pino 196 I/O — User I/O pin
Pino 197 I/O — User I/O pin
Pino 198 I/O — User I/O pin
Pino 199 VCC — +5 V supply
Pino 200 I/O — User I/O pin
Pino 201 I/O — User I/O pin
Pino 202 I/O — User I/O pin
Pino 203 I/O — User I/O pin
Pino 204 TDO — JTAG Test Data Out
Pino 205 GND — Ground
Pino 206 I/O — User I/O pin
Pino 207 I/O — User I/O pin
Pino 208 I/O — User I/O pin

Aplicações típicas

EPM9320ARC208-10N é adequado para 6 aplicaçãos: High-Speed Bus Address Decoding and Glue Logic, Legacy 5 V Industrial Control Logic Consolidation, JTAG-Driven Board Test and Boundary Scan Integration, State Machine and Sequencing Controllers, Peripheral Interface Bridging and Protocol Conversion, Fast Datapath Multiplexing and Signal Routing.

🌐

High-Speed Bus Address Decoding and Glue Logic

The EPM9320ARC208-10N's 10 ns pin-to-pin propagation delay and 144.9 MHz maximum frequency make it well-suited for high-speed microprocessor bus address decoding and board-level glue logic consolidation. The 320 macrocells (16 LABs x 16 macrocells) provide ample capacity to integrate multiple PAL/GAL/22V10-equivalent decoders, chip-select generators, and wait-state controllers into a single non-volatile device. Instant-on EEPROM configuration means there is no FPGA-style configuration PROM or boot delay - the device is fully operational within 10 ns of VCC stable. Place the CPLD between the CPU and peripherals; route address, chip-select, and strobe signals through the user I/O. Compared to discrete TTL/CMOS decoders, the MAX 9000 reduces board area by 60-80% while improving timing margins and simplifying design changes via in-system JTAG reprogramming.

🏭

Legacy 5 V Industrial Control Logic Consolidation

The EPM9320ARC208-10N's 5 V VCC operation directly supports legacy industrial control systems that have not migrated to 3.3 V logic rails. Its commercial temperature grade (0C to +70C) suits factory-floor enclosures with controlled environments, while the 168 user I/O pins provide ample capacity to integrate many discrete 74-series logic gates into one part. Use it to replace scattered 74LS/74HC glue logic in motor controllers, PLC I/O expansion boards, and process-control interfaces. The non-volatile EEPROM eliminates the risk of SRAM-configuration loss during power brown-outs common in industrial environments. Designers should still observe VCC monotonic-rise requirements and place 0.1 uF plus bulk decoupling capacitors close to every VCC pin to handle the inrush when large 5 V rails power up multiple CPLDs simultaneously.

🔧

JTAG-Driven Board Test and Boundary Scan Integration

The EPM9320ARC208-10N includes IEEE Std. 1149.1 JTAG (TDI/TDO/TMS/TCK) support, allowing it to act as a JTAG hub or boundary-scan controller in multi-device test chains. At 144.9 MHz internal operating frequency, it can sequence complex test patterns and pass-through JTAG data to downstream devices. The exposed thermal pad on the 208-pin RQFP package aids heat dissipation when the JTAG chain runs continuous built-in self-test (BIST) sequences. Use it in production ATE fixtures to consolidate board-level interconnect testing; the open-drain JTAG option requires an external pull-up resistor on TDO. Compared to discrete JTAG controllers, integrating test logic into the CPLD's user fabric lets you add custom test patterns and reduce BOM cost on boards with 4 or more JTAG devices.

⚡

State Machine and Sequencing Controllers

The EPM9320ARC208-10N is ideal for complex state-machine controllers in power-up sequencing, watchdog timer logic, and protocol-state management. Each macrocell contains a configurable flip-flop, and the deterministic 10 ns tPD allows timing analysis without statistical static-timing closure required by FPGAs. The MAX 9000 architecture supports 320 registered states comfortably; engineers often use state-encoding tools to map Mealy or Moore machines into the LAB structure. Place the CPLD at the heart of a multi-rail power-sequencer; route PG (power-good) inputs from upstream regulators and generate enable signals to downstream rails with precise delay chains. The non-volatile EEPROM ensures the controller starts in a known state at every power-up, eliminating the FPGA risk of undefined boot states on cold-start.

🖥️

Peripheral Interface Bridging and Protocol Conversion

With 168 user I/O pins, the EPM9320ARC208-10N can bridge multiple legacy peripheral interfaces (ISA bus, SCSI, parallel ATA, UART, parallel port) into modern bus standards. The 320 macrocells provide sufficient capacity to implement FIFO buffers, handshaking controllers, and protocol-format converters in a single chip. At 144.9 MHz internal frequency, it can sustain multi-megabyte-per-second throughput with deterministic latency. Use it in industrial PCs, embedded single-board computers, and legacy-IO expansion cards. Designers should observe the -2.0 V undershoot and 7.0 V overshoot limits during fast edge transitions; place series damping resistors if signals exceed these limits. Compared to microcontroller-based bridges, the CPLD offers deterministic response time critical for real-time interrupt-driven interfaces.

🔧

Fast Datapath Multiplexing and Signal Routing

The EPM9320ARC208-10N's 10 ns tPD makes it suitable for high-speed datapath multiplexers, crossbar switches, and signal-routing fabrics in test equipment and instrumentation. With 168 user I/O pins, a single device can route dozens of high-speed signals (up to 144.9 MHz) between sources and destinations. The macrocell I/O registers allow registered multiplexing to reduce output skew. Use it in ATE pin-electronics boards, signal-integrity test fixtures, and high-speed data-acquisition front-ends where deterministic routing delay is critical. The exposed pad on the 208-pin RQFP aids thermal dissipation during continuous high-frequency switching. Compared to discrete 74-series mux trees, the CPLD delivers 50-70% board-area reduction and allows last-minute routing changes via JTAG reprogramming during prototype bring-up.

What is the maximum operating frequency of the EPM9320ARC208-10N?
The EPM9320ARC208-10N supports a maximum operating frequency of 144.9 MHz with a pin-to-pin propagation delay (tPD) of 10 ns at 5 V. According to the Altera MAX 9000 family datasheet, this speed grade is one of the faster options in the 208-pin RQFP package. The frequency figure represents the maximum fCNT over the commercial 0C to +70C temperature range.
How many macrocells and user I/O pins does the EPM9320ARC208-10N provide?
The EPM9320ARC208-10N contains 320 macrocells distributed across 16 Logic Array Blocks (LABs) of 16 macrocells each. The 208-pin RQFP package exposes 168 user I/O pins plus 12 dedicated input pins. Total equivalent gate count is 6,000 usable gates per the MAX 9000 family specification, suitable for medium-density glue-logic integration.
What is the difference between EPM9320ARC208-10N and EPM9320ARC208-10?
The EPM9320ARC208-10N is the lead-free, RoHS-compliant variant of the EPM9320ARC208-10. Both share the same 320-macrocell MAX 9000 die, the 208-pin RQFP package, and the 10 ns speed grade. The 'N' suffix denotes the Pb-free terminal finish only; the silicon, pinout, JTAG interface, and timing characteristics are identical, making EPM9320ARC208-10 a drop-in replacement when RoHS compliance is not required.
What is the difference between EPM9320ARC208-10N and EPM9320RC208-15?
The EPM9320ARC208-10N is the 10 ns speed grade in the 208-pin RQFP package, while the EPM9320RC208-15 is the 15 ns speed grade in the same 208-pin RQFP package. Both share the same 320-macrocell die and pinout. Choose the -10N when 144.9 MHz performance is required; the -15 variant is functionally compatible but with a 50% slower tPD specification and is suitable as a drop-in replacement when timing margins permit.
Is the EPM9320ARC208-10N still in production?
No, the EPM9320ARC208-10N is marked obsolete by Intel/Altera as the MAX 9000 family has been superseded by MAX II, MAX V, and MAX 10 CPLD families. The part is still available through authorized distributors (DigiKey reports stock as of 2026-09-13) and the franchised brokerage channel, but it is not recommended for new designs. Designers should migrate to MAX II or MAX V equivalents for new production.
Where can I buy the EPM9320ARC208-10N today?
As of 2026-09-13, the EPM9320ARC208-10N is available at DigiKey (part number 4162030-ND), Heisener (reports in stock with same-day shipping), Octopart (6 distributors compared), Xecor, Win Source, Nantian, Vyrian, and Micro-Semiconductor. Lead time at Heisener is estimated at Feb 18 to Feb 23 with expedited shipping. For new production runs, contact Intel/Altera authorized channels to confirm last-time-buy availability before committing to a board revision.
What is the price of the EPM9320ARC208-10N?
The EPM9320ARC208-10N unit price as of 2026-09-13 is approximately $38.50 at qty-1, dropping to $19.45 at qty-500 across authorized distributors. The part is priced as an obsolete mature-line device, so broker and franchised-distributor prices vary by channel. Request a quote for volume (>1,000 piece) orders as pricing is not publicly listed for higher breaks. Stock visibility is best on Octopart and DigiKey.
What is the best drop-in replacement for the EPM9320ARC208-10N?
The best drop-in replacements for the EPM9320ARC208-10N are same-package 208-pin RQFP MAX 9000 family variants: EPM9320ARC208-10 (non-RoHS, otherwise identical), EPM9320RC208-15 (15 ns speed grade, same pinout, ~70% parametric match on speed), and EPM9320ARI208-10N (industrial temperature, otherwise identical die). For modern replacements in a different package, migrate to MAX II EPM240 or MAX V 5M240ZT100 CPLDs, but these require PCB rework.
EPM9320ARC208-10N vs EPM9320RI208-20C - which is better for a new design?
The EPM9320ARC208-10N is the better choice for new commercial-temperature (0C to +70C) designs requiring 144.9 MHz performance, while the EPM9320RI208-20C is the industrial-temperature (-40C to +85C) variant with a slower 20 ns tPD. They share the same MAX 9000 die and 208-pin RQFP footprint, but the -10N is faster (10 ns vs 20 ns). Choose the -10N for speed-critical commercial applications; choose the RI208-20C for industrial temperature range.
When should I choose the EPM9320ARC208-10N over a modern MAX II CPLD?
Choose the EPM9320ARC208-10N when you need to maintain a legacy 5 V board design with proven long-term components, when the design was qualified against MAX 9000 silicon and re-qualification cost is prohibitive, or when you have an existing PCB layout that already accommodates the 208-pin RQFP footprint. Choose a modern MAX II (EPM240) or MAX V (5M240ZT100) CPLD when designing new products, when 3.3 V I/O compatibility is needed, or when long-term lifecycle support is critical.
Where can I download the EPM9320ARC208-10N datasheet PDF?
The EPM9320ARC208-10N datasheet PDF is available from multiple sources including altersemi.com (http://www.alterasemi.com/datasheet/alterasemi/EPM9320ARC208-10N.pdf), distributor technical-support portals such as Veswin, Heisener, Jotrin, and Micro-Semiconductor, and the original Altera/Intel documentation archive. The datasheet contains DC characteristics, AC timing, pinout, JTAG programming instructions, and operating requirements for the MAX 9000 family.
What is the pinout of the EPM9320ARC208-10N?
The EPM9320ARC208-10N pinout is a 208-pin RQFP (also called BFQFP with exposed pad). Pin 1 is identified by the molded dot on the top surface; pins are numbered counter-clockwise around the package. The pinout includes 168 user I/O, 12 dedicated inputs, multiple VCC (5 V) and GND pins distributed for power integrity, dedicated JTAG pins (TDI, TDO, TMS, TCK), and a central exposed thermal pad. Refer to the MAX 9000 datasheet for the complete pin assignment table.
Is the EPM9320ARC208-10N suitable for new production designs?
No, the EPM9320ARC208-10N is not recommended for new production designs because it is marked obsolete. New designs should target the MAX II (EPM240, EPM570, EPM1270, EPM2210) or MAX V (5M40ZE64, 5M80ZE64, 5M160ZE64, 5M240ZT100, 5M570ZT100, 5M1270ZT144, 5M2210ZT144) families, which use a smaller TQFP or EQFP package and run on 3.3 V or 1.8 V core with 5 V-tolerant I/O options. Reserve the EPM9320ARC208-10N for legacy board maintenance, repair, and field replacements.
What are the input voltage limits of the EPM9320ARC208-10N?
The EPM9320ARC208-10N has a minimum DC input of -0.5 V on user I/O pins and -0.3 V on the four dedicated input pins. During transitions, inputs may undershoot to -2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions. VCC must rise monotonically during power-up. Exceeding these limits may cause permanent device damage; observe the absolute-maximum ratings in the MAX 9000 datasheet.

Dados de referência de engenharia para EPM9320ARC208-10N — comparação, orientação de projeto e informações de conformidade.

Guia de seleção

Choose the EPM9320ARC208-10N when you need a 5 V, 320-macrocell CPLD with 10 ns tPD (144.9 MHz) in a 208-pin RQFP for commercial-temperature (0C to +70C), RoHS-compliant new designs or maintenance of existing boards. Choose the EPM9320ARC208-10 if RoHS compliance is not required and you need identical silicon at lower cost. Choose the EPM9320ARI208-10N for industrial temperature range (-40C to +85C) applications while retaining the 10 ns performance. Choose the EPM9320RC208-15 or EPM9320ARC208-15N when 15 ns tPD is acceptable and you want a lower-cost speed-grade drop-in alternative. For new designs not constrained by an existing 208-pin RQFP layout, consider migrating to MAX II (EPM240/EPM570) or MAX V (5M240ZT100) families which use smaller packages and lower-voltage cores, but note these require PCB rework and re-qualification.

Comparação com alternativas

Parâmetro Este produto EPM9320ARC208-10 EPM9320ARI208-10N EPM9320RC208-15 EPM9320ARC208-15N
Brand Altera Altera Altera Altera Altera
Package 208-pin RQFP (BFQFP, exposed pad) 208-pin RQFP - same 208-pin RQFP - same 208-pin RQFP - same 208-pin RQFP - same
Propagation Delay (tPD) 10 ns 10 ns (identical) 10 ns (identical) 15 ns (+50% slower) 15 ns (+50% slower)
Maximum Frequency 144.9 MHz 144.9 MHz 144.9 MHz 100 MHz (slower) 100 MHz (slower)
Macro Cells 320 320 (identical) 320 (identical) 320 (identical) 320 (identical)
Operating Temperature 0C to +70C (Commercial) 0C to +70C (Commercial) -40C to +85C (Industrial) 0C to +70C (Commercial) 0C to +70C (Commercial)
Supply Voltage 5 V 5 V 5 V 5 V 5 V

Principais diferenciais

  • Lead-free RoHS-compliant finish with identical silicon to non-N variant (vs EPM9320ARC208-10)
  • Industrial temperature range with same 10 ns performance (vs EPM9320ARI208-10N)
  • 10 ns speed grade vs 15 ns drop-in alternative (vs EPM9320RC208-15)

Notas de projeto

Place a 0.1 uF ceramic decoupling capacitor within 5 mm of every VCC pin (there are typically 11 VCC pins on the 208-pin RQFP) and add a single 10 uF bulk tantalum or aluminum electrolytic capacitor at the package supply entry. The MAX 9000 device can draw transient currents exceeding 200 mA during simultaneous I/O switching; without adequate bulk capacitance, VCC droop can cause timing-margin violations. VCC must rise monotonically during power-up - any droop or slow rise below 4.5 V can trigger partial configuration; use a supervisor IC if the 5 V rail has any chance of slow or noisy startup. Do not share VCC traces between the CPLD and high-current switching regulators; route a star topology from the supply output.

The 208-pin RQFP package has a theta_JA of approximately 35 C/W with the exposed pad properly soldered to a 4 sq inch copper pour on a 4-layer PCB. Estimated junction temperature at 144.9 MHz full-output-toggle activity (ICC ~250 mA typical): Tj = TA + (5 V x 0.25 A x 35 C/W) = TA + 43.75 C. At commercial 70C ambient, Tj = 113.75 C - within MAX 9000's 150C absolute maximum but leaving only 36 C margin. For continuous high-frequency operation, increase the copper-pour area to 6-8 sq inches and add thermal vias beneath the exposed pad to inner ground planes to drop theta_JA to ~25 C/W.

Route JTAG signals (TDI, TDO, TMS, TCK) as a daisy chain with 10K pull-ups on TMS and TDI; TCK requires no pull-up but should be length-matched to within 25 mm of other JTAG devices to avoid clock-skew issues during in-system programming. Place the CPLD close to the connectors carrying high-speed signals to minimize stub length; stubs longer than 15 mm cause reflections on 144.9 MHz edges. Use a continuous ground plane on layer 2 beneath the device; do not route signals under the package body or beneath the exposed pad. Provide at least 8 thermal vias (0.3 mm drill, 0.6 mm pad) in a 2x4 grid under the exposed pad for heat dissipation.

Do not exceed the input undershoot limit of -2.0 V or overshoot limit of 7.0 V on I/O pins even for transient events under 20 ns - the MAX 9000 uses 5 V-tolerant CMOS input structures that latch up if stressed beyond absolute-maximum ratings. When interfacing to 3.3 V peripherals, use a level translator (e.g., 74LVTH245) rather than direct connection; do not rely on the input clamp diodes for voltage translation. Do not leave unused I/O pins floating - configure them as outputs driving low or as inputs with internal pull-ups enabled, otherwise floating inputs can draw ICC and cause oscillation. Always use the JTAG ISP (in-system programmability) feature rather than legacy parallel programmers - the JTAG chain allows field updates without removing the device from the board.

Informações de conformidade

RoHS
Compliant
REACH
Unknown
AEC-Q100
Not Applicable
Sem chumbo
Yes
Sem halogênios
Unknown
Minerais de conflito
Unknown

Lead-free finish indicated by 'N' suffix per Altera/Intel product naming convention. RoHS compliance verified by Micro-Semiconductor and distributor listings. Not AEC-Q100 qualified (automotive grade not available for MAX 9000 family). REACH, halogen-free, and conflict-minerals status not explicitly published in available data sources.

Dados verificados em: 2026-09-13 — dados verificados e curados pela equipe de engenharia de componentes da XAIPART

Buscas relacionadas

EPM9320ARC208-10N EPM9320ARC208-10N datasheet Altera EPM9320ARC208-10N 320 macrocell CPLD 10ns 208 RQFP MAX 9000 CPLD 208-pin RQFP EPM9320ARC208-10N bus decoder glue logic EPM9320ARC208-10N vs EPM9320RC208-15 EPM9320ARC208-10N drop-in replacement EPM9320ARC208-10N buy price stock EPM9320ARC208-10N pinout JTAG what is MAX 9000 CPLD architecture EPM9320ARC208-10N lead time distributor

Componentes & termos relacionados

Altera Intel EPM9320ARC208-10N EPM9320ARC208-10 EPM9320ARI208-10N EPM9320RC208-15 EPM9320ARC208-15N MAX 9000 CPLD Complex Programmable Logic Device EPLD PAL GAL 22V10 FPGA macrocell Logic Array Block LAB Programmable Interconnect Array PIA IEEE Std. 1149.1 JTAG TDI TDO TMS TCK RQFP BFQFP exposed pad 5 V 10 ns 144.9 MHz non-volatile EEPROM RoHS lead-free bus decoder glue logic state machine power sequencing boundary scan industrial control test equipment
RFQ de cotação rápida
Preencha todos os detalhes — nossa equipe de vendas responderá em até 24 horas
Part number Fabricante Encapsulamento QTY Preço-alvo Total
Total: $0.00 USD
✓
Cotação enviada!

Responderemos seu e-mail em até 24 horas

1
RFQ enviada
2
Cotação recebida
3
Pedido realizado
4
Pagamento
5
Enviado
6
Entregue
Ver detalhes da RFQ