EP1810LI-45 vs EP1810JI-45 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP1810LI-45 sa pamamagitan ng Rochester Electronics at EP1810JI-45 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP1810LI-45 EP1810JI-45
Brand Rochester Electronics Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Obsolete
Product Type EPLD (Erasable Programmable Logic Device) —
Family Altera Classic —
Usable Gates 900 —
Macrocells 48 —
Maximum User I/O 64 inputs / 48 outputs —
Pin-to-Pin Logic Delay (tPD) 45 ns —
Counter Frequency (fCNT) up to 100 MHz —
Setup Time (tSU) [DATA_NEEDED: setup time] —
Technology CMOS, UV-erasable EPROM configuration CMOS EPROM
Volte ng Pagbibigay 5 V 5 V (TTL compatible)
Hanay ng Temperature na Operasyon -40 C to +85 C (Industrial, 'I' suffix) —
Packhaging 68-pin PLCC / PQCC68 (J-Lead) —
Logic Blocks 12 LABs of 4 macrocells each —
Configuration Memory Non-volatile UV-erasable EPROM —
Programming Method Altera programming hardware with MAX+PLUS II / legacy tools UV-erase (windowed) / OTP via JEDEC
Tindminan RoHS [DATA_NEEDED: RoHS status] —
Manufacturer Rochester Electronics (licensed continuation of Altera / Intel PSG Classic EPLD line) Altera (now Intel FPGA)
Series — Classic EPLD Family
Device Type — UV-Erasable / OTP Complex PLD
Macrocell Count — 48
Maximum Operating Frequency — 33.3 MHz
Propagation Delay (tPD) — 50 ns
Configurable I/O Lines — 48
Dedicated Inputs — 12
Package Code — QCCJ
Package Type — 68-pin JLCC (J-leaded ceramic chip carrier)
Terminal Form — J BEND
Package Shape — SQUARE
Number of Terminals — 68
Temperature Grade — INDUSTRIAL
Temperature na Operasyon — -40 °C to +85 °C

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita