EP910DC-35 vs EP910IDC-15 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP910DC-35 sa pamamagitan ng Altera at EP910IDC-15 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP910DC-35 EP910IDC-15
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Device Type UV-Erasable CMOS PLD (PAL-type) —
Family Classic EPLD EP910 Classic EPLD
Architecture PAL-type sum-of-products AND-OR array —
Usable Gates 900 gates —
Macrocells 24 24
Product Terms 240 —
Dedicated Inputs 12 10
I/O Pins 24 24
Total Inputs 36 —
Propagation Delay (tpd) 35 ns —
Maksimum na Taktiko ng Oras 37 MHz (typical, internal) —
Supply Voltage (Vcc) 4.75 V to 5.25 V (5 V nominal) —
Temperature na Operasyon 0 °C to +70 °C (commercial) —
Packhaging 40-pin CDIP (Ceramic DIP) with quartz window 40-pin CDIP (Ceramic DIP, through-hole)
Lead Pitch 2.540 mm —
Termination Style Through-Hole —
Programming Method JEDEC fuse map via device programmer; UV erase —
Technology CMOS, UV-erasable EPROM cell —
Tindminan RoHS Non-compliant (ceramic DIP with Pb-bearing lead finish) non_compliant (ceramic DIP contains lead)
Lifecycle Obsolete / last-time-buy from authorized distributors —
Manufacturer — Altera (now Intel PSG)
Equivalent Gates — 450
Flip-Flops — 48
Pin-to-Pin Delay (tPD) — 15 ns
Maximum Frequency (fCNT) — 66.6 MHz
Supply Voltage (VCC) — 5 V
Terminal Count — 40
Terminal Form — Through-Hole
Temperature Grade — Commercial (0C to +70C)
Programmable Security Bit — Yes
On-board Test Circuitry — Yes
Logic Type — UV Erasable EPROM-based
Programming Technology — EPROM (UV-erasable)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita