EP910IDI-15 vs EP910DC-30 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP910IDI-15 sa pamamagitan ng Altera at EP910DC-30 sa pamamagitan ng Intel. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP910IDI-15 EP910DC-30
Brand Altera Intel
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family Classic EPLD Classic EPLD (EP910 series)
Device Type CPLD (Complex Programmable Logic Device) —
Logic Gates 450 gates —
Macrocells 24 24
Maximum User I/O Pins 36 —
Pin-to-Pin Propagation Delay (tpd) 15 ns —
Maximum Counter Frequency 66.6 MHz —
Supply Voltage (Vcc) 5 V —
Technology CMOS EPROM —
Program/Erase Method UV-erasable windowed CerDIP —
Packhaging 40-pin CDIP (CerDIP) with quartz window DIP-40 (through-hole, 600 mil)
Temperature na Operasyon -40C to +85C (industrial, "I" grade) 0C to +70C (commercial)
Uri ng Pagpapasok Through-hole (DIP) Through-Hole
Macrocells Configurable As D, T, JK, SR flip-flop, or combinatorial —
Development Tool MAX+PLUS II (legacy) / Altera Classic compiler —
Programming Hardware Altera Logic Programmer card —
Tindminan RoHS [DATA_NEEDED: RoHS compliance of CDIP windowed part] —
Logic Family Compatibility Pin-, function-, and JEDEC-map compatible across all EP910 speed grades and packages —
Architecture — PAL-type AND-OR sum-of-products, CMOS
Gate Count — 900 usable gates
Propagation Delay (tPD) — 30 ns (max)
Clock Frequency (fCNT) — 33.3 MHz
Dedicated Inputs — 36
Outputs (Macrocells) — 24
External Clock Pins — 2 (CLK1, CLK2)
Volte ng Pagbibigay — 5 V
Process Technology — CMOS
Programming Method — UV-Erasable / OTP

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita