EPM3512AQC208-3 vs EPM3512AQC208-10 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM3512AQC208-3 sa pamamagitan ng Altera at EPM3512AQC208-10 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM3512AQC208-3 EPM3512AQC208-10
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Huling Pagbili Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 512 512
Logic Array Blocks (LABs) 16 (32 macrocells each) 32
Maximum User I/O Pins 172 —
Packhaging PQFP-208 208-pin PQFP
Speed Grade -3 —
Supply Voltage - Core (VCCINT) 3.3 V —
I/O Bank Supply Voltage (VCCIO) 2.5 V / 3.3 V / 5.0 V (multiVolt) —
In-System Programmability Yes (IEEE Std. 1532 compliant) Yes (IEEE Std. 1532)
Boundary-Scan Test Yes (IEEE Std. 1149.1 / JTAG) —
Program/Erase Cycles 100 minimum [DATA_NEEDED: exact datasheet figure] —
Non-Volatile Configuration Yes (EEPROM-based) —
Temperature na Operasyon [DATA_NEEDED: industrial/commercial grade range] 0C to +70 C (commercial)
Tindminan RoHS [DATA_NEEDED: confirm from datasheet] [DATA_NEEDED: RoHS status not in verified data]
Uri ng Pagpapasok Surface Mount —
Level ng MSL [DATA_NEEDED: moisture sensitivity level] —
Usable Gates — 10,000
User I/Os — 208
Propagation Delay (tPD) — 7.5 ns
Maximum Frequency (fCNT) — 116.3 MHz
Supply Voltage (VCCINT) — 3.3 V
Configuration Memory — EEPROM (non-volatile)
JTAG Boundary Scan — Yes (IEEE 1149.1)
PCI Compliance — PCI Local Bus Spec Rev. 2.2 (-10 speed grade)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita