EPM5032LC-20 vs EPM5032PC-15 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM5032LC-20 sa pamamagitan ng Altera at EPM5032PC-15 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM5032LC-20 EPM5032PC-15
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Device Family MAX 5000 MAX 5000
Product Type EPLD / CPLD (One-Time Programmable / UV-Erasable) —
Usable Gates 600 gates 600
Macrocells 32 —
Logic Blocks (LABs) 1 —
Speed Grade -20 (20 ns pin-to-pin) 15 (15 ns tPD)
Maximum Frequency 71.4 MHz —
Propagation Delay (tPD) 20 ns 15 ns
Supply Voltage (VCC) 5 V ±5% —
Temperature na Operasyon 0 °C to +70 °C (commercial; -55 °C to +125 °C military per /883B variants) 0C to +70C (commercial)
Dedicated Inputs 7 7
Bidirectional I/O Pins 16 16
Total Inputs 24 —
Output Functions 16 —
Product Terms per Output 16 —
Programmable Interconnect Programmable Interconnect Array (PIA) —
Packhaging LCC-28 (Plastic Leaded Chip Carrier, J-lead) 28-pin PDIP (PC suffix = windowed CerDIP)
Uri ng Pagpapasok Surface Mount Through-Hole (DIP)
Tindminan RoHS [DATA_NEEDED: RoHS status] Non-compliant (CerDIP window, contains Be)
Level ng MSL [DATA_NEEDED: MSL] —
Device Type — EPLD (Erasable PLD)
Macro Cells — 32
Logic Elements / LABs — 1 LAB (4 macrocells per group)
Maximum Internal Frequency — 76.9 MHz (some sources list 83.3 MHz)
Operating Voltage (VCC) — 5 V (typ.)
Technology Node — 0.8 micron CMOS
Configuration Memory — UV-Erasable EPROM
Total Array Inputs — 24
Pin/Package Suffix — PC = Windowed Ceramic DIP
Programming Tool — Altera Logic Programmer + MAX+plus II
Lead-Free — No

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita