EP610DC-35 vs EP610DC-10 Karşılaştırma

Ayrıntılı yan yana karşılaştırma EP610DC-35 tarafından Altera ve EP610DC-10 tarafından IntelAnahtar özellikleri, elektriksel parametreleri, ambalajı, yaşam döngüsü durumu, fiyatlandırma ve mevcudiyeti karşılaştırarak tasarım gereksinimleriniz için en iyi bileşeni belirleyin.

Özellik Karşılaştırması

Parametre EP610DC-35 EP610DC-10
Marka Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Yaşam Döngüsü Durumu NRND Obsolete
Device Type CPLD - Classic EPLD —
Family Altera Classic EP610 —
Macrocells 16 16
Usable Gates 300 —
Propagation Delay (tPD) 35 ns —
Maximum Frequency (fMAX) 28.6 MHz —
Pipelined Data Rate up to 100 MHz —
Supply Voltage (VCC) 5 V —
Process Technology CMOS —
Program/erase Method UV-erasable (windowed CERDIP) —
Paket 24-pin CDIP (windowed CERDIP) 0.300 inch 24-pin CDIP (Ceramic DIP, windowed)
Montaj Türü Through-Hole (DIP) Through-Hole
İşletim Sıcaklığı 0C to +70C (commercial) [DATA_NEEDED: explicit range from datasheet] 0C to +70C (commercial)
Manufacturer Originally Altera; today supplied via Rochester Electronics (authorized) —
RoHS Durumu [DATA_NEEDED: not explicitly confirmed in retrieved data; CERDIP packages typically non-RoHS] [DATA_NEEDED: not stated in verified web data]
Device Family — Altera Classic EPLD
Maximum Pipelined Data Rate — 100 MHz
Pin-to-Pin Propagation Delay (tpd) — 10 ns
Speed Grade — -10
Technology — CMOS, EPROM-based (UV-erasable)
Besleme Gerilimi — 5 V (single supply)
I/O Pins — [DATA_NEEDED: exact I/O count for CDIP-24 variant]
Logic Elements — 16 macrocells (programmable AND/OR array)
Configuration Memory — UV-erasable EPROM
Reprogrammable — Yes (UV erase window on package)

Dökümanlar & Kaynaklar

Tüm Ürünleri Gözden Geçir BOM Oluştur Teklif İsteyin