EPM5192JC84-1 vs EPM5192GI84 Karşılaştırma

Ayrıntılı yan yana karşılaştırma EPM5192JC84-1 tarafından Altera ve EPM5192GI84 tarafından AlteraAnahtar özellikleri, elektriksel parametreleri, ambalajı, yaşam döngüsü durumu, fiyatlandırma ve mevcudiyeti karşılaştırarak tasarım gereksinimleriniz için en iyi bileşeni belirleyin.

Özellik Karşılaştırması

Parametre EPM5192JC84-1 EPM5192GI84
Marka Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Yaşam Döngüsü Durumu Obsolete Obsolete
Device Type UV-Erasable/OTP Complex Programmable Logic Device (CPLD) UV-Erasable / OTP Complex PLD (CPLD)
Family MAX 5000 MAX 5000
Macrocells 192 192
Propagation Delay (tpd) 40 ns (worst case) —
Supply Voltage (Vcc) 4.75 V to 5.25 V (5 V ±5 %) —
Process Technology CMOS EPROM —
Operating Temperature Grade Commercial —
Paket 84-terminal Ceramic Chip Carrier (CQCC84 / J-lead) 84-pin PGA (WPGA, square, through-hole, pin/peg terminals)
JESD-30 Package Code S-CQCC-J84 —
Terminal Form J-BEND PIN/PEG
Package Shape SQUARE SQUARE
Montaj Türü Surface Mount Through-Hole (PGA socket or PCB pin/peg)
Programmability UV-erasable (window) / OTP in production UV-erasable (windowed) / OTP
Configuration Memory EPROM (non-volatile, instant-on) —
RoHS Durumu [DATA_NEEDED: RoHS status] [DATA_NEEDED: most legacy PGA parts are non-RoHS]
Logic Array Blocks — [DATA_NEEDED: number of LABs]
Package Code — WPGA
Operating Voltage (VCC) — 5 V (typical)
I/O Logic Compatibility — TTL
Temperature Grade — Industrial
Programmable Flip-Flop Modes — D, T, JK, SR
Programming File Format — JEDEC map via MAX+PLUS II / A+PLUS
Propagation Delay — [DATA_NEEDED: tPD in ns]
Max User I/O Pins — [DATA_NEEDED: usable I/O count for this package]
İşletim Sıcaklığı Aralığı — -40 C to +85 C (industrial)
Lead-Free — [DATA_NEEDED: legacy part, likely contains lead]
Number of Terminals — 84

Dökümanlar & Kaynaklar

Tüm Ürünleri Gözden Geçir BOM Oluştur Teklif İsteyin