EP2A25F672C7 vs EP2A25F672C9 比較

詳細並排比較 EP2A25F672C7 由 Altera 與 EP2A25F672C9 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP2A25F672C7 EP2A25F672C9
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND NRND
Product Family APEX II —
Logic Elements 25,000 —
Maximum System Gates 1,650,000 —
Maximum RAM Bits 422,976 —
User I/O Count 492 —
封裝 672-ball FCBGA (FineLine BGA) 672-ball FCBGA (FineLine BGA)
Process Technology 0.15-um all-layer copper, up to 8 metal layers 0.15 µm all-layer copper, up to 8 metal layers
Supply Voltage (Core) 1.5 V —
LVDS Data Rate 1 Gbps per channel (True-LVDS) —
I/O Standards Supported LVDS, LVPECL, PCML, HyperTransport —
工作溫度 0C to +85C (Commercial) 0°C to 85°C (Commercial)
Speed Grade -7 —
Configuration Mode Passive Serial, Passive Parallel, JTAG —
RoHS 狀態 [DATA_NEEDED: RoHS status] [DATA_NEEDED]
Embedded System Blocks (ESB) Yes - RAM, ROM, CAM, multiplier support —
Family — APEX II
Logic Elements (LE) — Approximately 25,000
Macro Cells — 2432
User I/O — 492
Package Dimensions — 27 mm x 27 mm
Ball Pitch — 1.0 mm
Logic Family — CMOS
Propagation Delay — 1.69 ns
供應電壓 — [DATA_NEEDED: core VCC voltage]
I/O Standards — LVTTL, LVCMOS, PCI, LVDS, HSTL, SSTL (multi-voltage 1.5/1.8/2.5/3.3 V)
Configuration — Passive Serial, Passive Parallel Synchronous, JTAG
Embedded Memory — ESBs for dual-port RAM, ROM, FIFO
安裝類型 — Surface Mount

資料表與資源

瀏覽所有產品 建立 BOM 索取報價