EPM7128SLC84-7N vs EPM7128SLC8410 比較

詳細並排比較 EPM7128SLC84-7N 由 Intel 與 EPM7128SLC8410 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM7128SLC84-7N EPM7128SLC8410
品牌 Intel Intel
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Series MAX 7000S —
Programmable Type In System Programmable (ISP) —
記憶體類型 EEPROM —
Number of Macrocells 128 —
Number of Logic Elements/Blocks 8 (Logic Array Blocks) —
Number of Usable Gates 2,500 —
Number of I/O Pins 68 —
Propagation Delay (tpd) Max 7.5 ns —
Maximum Operating Frequency 125 MHz 125 MHz (counter)
Counter Speed (Internal) up to 175.4 MHz (family max) —
Supply Voltage (VCCINT) 4.75 V to 5.25 V (5 V nominal) 4.75 V to 5.25 V (5 V nominal)
工作溫度 0 C to +70 C (Commercial) 0C to +70C (commercial)
封裝 84-LCC (J-Lead), PLCC-84 84-pin PLCC (J-lead)
安裝類型 Surface Mount Surface Mount (PLCC socket or direct solder)
MSL 等級 [DATA_NEEDED: MSL level] —
RoHS 狀態 Compliant (lead-free 'N' suffix) [DATA_NEEDED: RoHS status - not stated in verified data]
Product Type — CPLD (Complex Programmable Logic Device)
Family — MAX 7000S
Macrocells — 128
Logic Elements / Gates — 2500 usable gates
User I/O Pins — 68
Number of Logic Array Blocks (LABs) — 8
Propagation Delay (tPD) — 10 ns
Setup Time (tSU) — 7 ns
I/O Voltage (MultiVolt) — 2.5 V / 3.3 V / 5.0 V
Program Memory Type — EEPROM (in-system programmable)
JTAG Support — IEEE Std 1149.1 boundary-scan

資料表與資源

瀏覽所有產品 建立 BOM 索取報價