EPM9560RC-15 vs EPM9480RC240-15 比較

詳細並排比較 EPM9560RC-15 由 Altera 與 EPM9480RC240-15 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM9560RC-15 EPM9480RC240-15
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 最後購買 Obsolete
Family MAX 9000 —
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 560 —
Usable Gates 12,000 12,000
Logic Array Blocks (LABs) 16 (40 macrocells each) —
Maximum User I/O Pins 191 —
Pin-to-Pin Delay (tPD1) 15 ns —
Supply Voltage (VCCINT) 4.75 V to 5.25 V (5.0 V nominal) —
工作溫度 0 C to +70 C (commercial) [DATA_NEEDED: operating temperature range]
封裝 240-pin RQFP (32x32 mm) 240-pin RQFP (32x32 mm)
安裝類型 Surface Mount Surface Mount
Programming Interface IEEE Std. 1149.1 JTAG (ISP) —
Process Technology CMOS EEPROM —
Architecture Multiple Array MatriX (MAX) - third generation —
RoHS 狀態 [DATA_NEEDED: RoHS status] RoHS non-compliant
In-System Programmability Yes (5.0 V ISP via JTAG) —
Programmable Type — In System Programmable (ISP)
Device Family — MAX 9000
Macro Cells — 480
Pin-to-Pin Delay (tPD) — 15 ns
Internal Supply Voltage — 4.75 V to 5.25 V
Configuration Technology — EEPROM-based (non-volatile)
JTAG Interface — IEEE Std. 1149.1
Supplier Device Package — 240-RQFP (32x32)
Number of I/O Pins — [DATA_NEEDED: user I/O count]
Lead Free Status — [DATA_NEEDED: lead free status]
Logic Architecture — Multiple Array MatriX (MAX) third-generation
Supply Voltage (5.0 V nominal) — 5.0 V

資料表與資源

瀏覽所有產品 建立 BOM 索取報價