EP910DC-30 vs EP910DI-35 对比

详细并排对比 EP910DC-30 出自 Intel 和 EP910DI-35 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP910DC-30 EP910DI-35
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 有效
库存状态 有库存 有库存
单价(USD) $15.60 $35.20
Family Classic EPLD (EP910 series) Altera Classic EPLD
Architecture PAL-type AND-OR sum-of-products, CMOS —
Gate Count 900 usable gates —
Macrocells 24 24
Propagation Delay (tPD) 30 ns (max) 35 ns
Clock Frequency (fCNT) 33.3 MHz —
Dedicated Inputs 36 10
Outputs (Macrocells) 24 —
External Clock Pins 2 (CLK1, CLK2) —
电源电压 5 V —
Process Technology CMOS —
Programming Method UV-Erasable / OTP EPROM programmer + JEDEC fuse map
封装 DIP-40 (through-hole, 600 mil) CDIP-40 (Ceramic DIP with UV window)
工作温度 0C to +70C (commercial) -40C to +85C (industrial)
安装类型 Through-Hole Through-Hole
Product Type — EPLD (Erasable Programmable Logic Device)
Usable Gates — 450
Maximum Toggle Frequency (fCNT) — 28.6 MHz
Supply Voltage (VCC) — 4.75 V to 5.25 V (5 V nominal)
Supply Current (ICC) — 40 mA typical
Bidirectional I/O Pins — 20
Total Pins — 40
Technology — CMOS, UV-erasable EPROM
Erasure Method — UV light through quartz window
RoHS 状态 — [DATA_NEEDED: RoHS status - ceramic CDIP legacy parts are typically non-compliant unless specified]
Logic Family — PAL-type AND/OR array with D flip-flops
Manufacturer — Original Altera; long-term authorized by Rochester Electronics, LLC

数据手册与资源

浏览全部产品 创建 BOM 获取报价