EPM3256ATI144-10 vs EPM3256ATC144-10N 对比

详细并排对比 EPM3256ATI144-10 出自 Intel 和 EPM3256ATC144-10N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EPM3256ATC144-10N EPM3256ATC144-10N - 256-Macro CPLD, 10ns, 144-TQFP | Altera

EPM3256ATC144-10N - 256-Macro CPLD, 10ns, 144-TQFP | Altera

EPM3256ATC144-10N ⚠ 最后一次采购

规格对比

参数 EPM3256ATI144-10 EPM3256ATC144-10N
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 最后采购期
库存状态 有库存 有库存
单价(USD) $0.00 $14.50
Series MAX 3000A MAX 3000A
Programmable Type In-System Programmable (ISP), EEPROM-based —
Number of Macrocells 256 —
Number of Logic Elements / Blocks 16 LABs (Logic Array Blocks) 16 LABs
Number of Gates 5,000 typical usable gates —
Number of User I/O 116 —
Propagation Delay (tpd max) 10 ns —
Maximum Frequency (fmax) 95.2 MHz —
Supply Voltage (VCCINT) 3.0 V to 3.6 V (3.3 V nominal) 3.3 V
I/O Voltage Support MultiVolt: 1.8 V / 2.5 V / 3.3 V / 5.0 V mixed —
Logic Family CMOS, EEPROM-based —
工作温度 -40°C to +85°C (industrial) 0C to +70C (commercial) [DATA_NEEDED: exact operating-temp grade letter for -10N suffix]
封装 144-pin TQFP (20x20 mm) 144-LQFP (TQFP, ATC suffix)
安装类型 Surface Mount Surface Mount
Programming Interface JTAG (IEEE 1149.1) and IEEE Std. 1532 ISP —
Compliance IEEE Std. 1532 ISP, PCI-compatible I/O —
生命周期状态 Obsolete (per HighqualityPCB listing) —
Device Type — CPLD (Complex Programmable Logic Device)
Macro Cells — 256
Usable Gates — 5,000 (up to 10,000 usable in family)
Number of I/Os — 116
Propagation Delay (tPD) — 10 ns
Maximum Counter Frequency — 227.3 MHz
Global Clocks — 3
Global Clear / OE — Yes (1 global clear, 1 global OE)
Program Memory Type — EEPROM (non-volatile, in-system programmable)
JTAG Support — IEEE Std. 1149.1 with pin-locking
ISP Compliance — IEEE Std. 1532
Boundary-Scan Test (BST) — Built-in, IEEE 1149.1 compliant
RoHS 状态 — [DATA_NEEDED: RoHS compliance - not explicitly confirmed in verified data]
Lead-Free / Halogen-Free — [DATA_NEEDED: not explicitly confirmed in verified data]

数据手册与资源

浏览全部产品 创建 BOM 获取报价