EPM5032DC-15 vs EPM5032DI-20 对比
详细并排对比 EPM5032DC-15 出自 Altera 和 EPM5032DI-20 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
Altera
EPM5032DC-15 - 600-Gate, 32-Macrocell UV PLD | Altera MAX 5000 | DIP-28
EPM5032DC-15 Obsolete
规格对比
| 参数 | EPM5032DC-15 | EPM5032DI-20 |
|---|---|---|
| 品牌 | Altera | Intel |
| 分类 | FPGA & CPLD | FPGA & CPLD |
| 生命周期状态 | Obsolete | Obsolete |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $9.95 | $8.75 |
| Family | MAX 5000 | MAX 5000 (Altera legacy EPLD) |
| Device Type | UV-erasable EPLD (PAL-type CMOS) | — |
| Usable Gates | 600 | — |
| Macrocells | 32 | 32 |
| Propagation Delay (tPD) | 15 ns | — |
| Maximum Toggle Frequency (fMAX) | 83.3 MHz | — |
| Supply Voltage (VCC) | 5 V (nominal) | — |
| Logic Family | CMOS, TTL-compatible I/O | — |
| Programmable Pins | 16 bidirectional I/O + 4 dedicated input = 20 | — |
| Total Package Pins | 28 | — |
| 封装 | CERDIP-28 (windowed, through-hole) | Ceramic DIP-20 (windowed, UV-erasable) |
| 安装类型 | Through-Hole (DIP) | — |
| 工作温度 | 0C to +70C (commercial) | Industrial (per 'I' suffix) |
| Erasure Method | UV light through ceramic quartz window | — |
| Process Technology | CMOS | — |
| RoHS 状态 | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS compliance status for ceramic DIP variant] |
| Lead-Free | unknown | [DATA_NEEDED: lead-free status] |
| Architecture | — | CMOS PAL-type EPLD with PIA |
| Dedicated Inputs | — | 7 |
| Bidirectional I/O Pins | — | 16 |
| Product Terms | — | 320 (maximum) |
| Flip-Flops | — | 16 (one per macrocell) |
| 最大时钟频率 | — | 62.5 MHz |
| Pin-to-Pin Delay | — | 20 ns (speed grade -20) |
| Programming | — | UV-erasable CMOS, JEDEC fuse file |
| Development Tool | — | Altera MAX+PLUS II (legacy) |