EPM5192LC-1 vs EPM5192LC-35 对比

详细并排对比 EPM5192LC-1 出自 Altera 和 EPM5192LC-35 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5192LC-1 EPM5192LC-35
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $14.20 $15.25
Family MAX 5000 MAX 5000 CPLD
Device Type EPLD / CPLD —
Macrocells 192 —
Logic Gates 3750 (typical usable) —
Dedicated Inputs 7 —
User I/O 64 —
引脚数 84 —
Package Type LDCC (Leaded Ceramic Chip Carrier), plastic windowless JLCC (J-Lead Ceramic Chip Carrier)
Propagation Delay 25 ns —
最大时钟频率 50 MHz —
电源电压 5 V nominal (4.75 V to 5.25 V) —
Technology CMOS, UV-erasable / OTP EPROM cell —
工作温度 0C to +70C (commercial) Commercial (0C to +70C) per LC suffix
Programmable Memory EPROM (one-time or UV-erasable) —
Speed Grade -1 -35
RoHS 状态 Non-compliant (ceramic LDCC with Pb-bearing terminations) Non-compliant (ceramic hermetic package)
Series — MAX 5000
Logic Elements / Macrocells — 192 macrocells
Pin-to-Pin Delay (tPD) — 35 ns
Programmable Type — UV-Erasable / OTP (EPROM-based)
安装类型 — Surface Mount
Logic Voltage — 5 V TTL-compatible I/O
Programming Method — Altera legacy programmer (EPROM-based)
Architecture — LAB-based with Programmable Interconnect Array (PIA)
I/O Standard — TTL
生命周期状态 — Obsolete - last-time-buy stock only
Datasheet Document — Altera MAX 5000 family datasheet (per alldatasheet.com)

数据手册与资源

浏览全部产品 创建 BOM 获取报价