ADC12DL065CIVS - Dual 12-Bit 65 MSPS ADC | Texas Instruments
料号： ADC12DL065CIVS ✓ 量产中| 数量 | 单价 | 小计 |
|---|---|---|
| 1 | $18.5 | $18.50 |
| 10 | $16.2 | $162.00 |
| 100 | $13.85 | $1,385.00 |
| 500 | $11.4 | $5,700.00 |
| 1,000 | $9.95 | $9,950.00 |
ADC12DL065CIVS 概述
An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and produces a discrete digital code proportional to the input amplitude. Pipelined ADCs in particular use a cascade of low-resolution stage ADCs, residue amplifiers, and digital correction logic to achieve high sample rates at low power. The ADC12DL065CIVS belongs to the broader family of CMOS data converters, sitting alongside successive-approximation (SAR) and delta-sigma ADCs in the signal-chain hierarchy.
Key features of the ADC12DL065CIVS include dual 12-bit resolution at 65 MSPS per channel, an integrated input multiplexer that supports single-channel operation at 65 MSPS or dual-channel operation at 32.5 MSPS per channel, on-chip sample-and-hold, and low differential nonlinearity (DNL). The industrial operating range of -40 °C to +85 °C and the exposed-pad package provide stable thermal performance. Per the manufacturer datasheet, the digital outputs are CMOS-compatible, simplifying connections to 0-3.3 V logic.
Typical applications include communications basestation IF digitizers, instrumentation digitizers, medical imaging front-ends, and video/IF sampling in consumer set-top boxes. The pipelined architecture makes this device particularly suited to wideband capture where high spurious-free dynamic range (SFDR) and signal-to-noise ratio (SNR) matter.
When designing with this part, allocate separate analog and digital ground planes to minimize digital-to-analog coupling, place the input coupling network as close as possible to the analog input pins, and decouple each supply pin with a 0.1 µF ceramic capacitor in parallel with a 10 µF bulk capacitor.
This page synthesizes distributor pricing, drop-in alternatives, and practical layout guidance for the ADC12DL065CIVS that complement the manufacturer datasheet.
直接替换替代料： ADC12DL065CIVS ——相同封装，引脚兼容。需要 PCB 改动的不同封装料号已排除。
本系列中的变体
可与以下型号直接替换的同系列型号： ADC12DL065CIVS （相同外形与封装尺寸） ——差异在于 Architecture, Number of Channels, Package, Operating Temperature Range, Resolution.
快速对比工具——选择替代料号进行并排对比：
ADC12DL065CIVS/NOPB
✅ 直接替换📋 参考替代料（不在目录中）
ADC12DL065CIVSX
✅ 直接替换📋 参考替代料（不在目录中）
ADC12040CIVY
✅ 直接替换✓ 有现货
$5.52 / 个
查看数据手册 →ADC10D020CIVSX/NOPB
✅ 直接替换✓ 有现货
$10.85 / 个
查看数据手册 →ADC12DL065CIVS 最大额定值与电气特性
| 分辨率 | 12 bit |
| Number of Channels | 2 |
| Sample Rate | 65 MSPS (single-channel) / 32.5 MSPS per channel (dual) |
| Architecture | Pipelined CMOS |
| Analog Supply Voltage | 3.3 V |
| Digital I/O Supply Voltage | 2.4 V to 3.3 V |
| Power Dissipation | 360 mW (typical) |
| Analog Input Range | 0 V to 2.6 V (per verified web data) |
| 封装 | 64-TQFP (10x10 mm) |
| 工作温度范围 | -40 °C to +85 °C (industrial) |
| 安装类型 | Surface Mount |
| Screening Level | Industrial |
| Pins / Terminals | 64 |
| Terminal Form | Gull Wing |
| Package Code | TFQFP |
| RoHS 状态 | Compliant (per /NOPB suffix variants) |
ADC12DL065CIVS 引脚配置
| 引脚 1 | VIN — Analog input channel A |
| 引脚 2 | VIN+ — Differential input positive |
| 引脚 3 | VREF — Voltage reference decoupling |
| 引脚 4 | AGND — Analog ground |
| 引脚 5 | VD — Digital supply |
| 引脚 6 | DGND — Digital ground |
| 引脚 7 | OE — Output enable |
| 引脚 8 | PD — Power down |
| 引脚 9 | CLK — Clock input |
| 引脚 10 | CLKGND — Clock ground |
| 引脚 11 | D0 — Data output bit 0 (LSB) |
| 引脚 12 | D1 — Data output bit 1 |
| 引脚 13 | D2 — Data output bit 2 |
| 引脚 14 | D3 — Data output bit 3 |
| 引脚 15 | D4 — Data output bit 4 |
| 引脚 16 | D5 — Data output bit 5 |
| 引脚 17 | D6 — Data output bit 6 |
| 引脚 18 | D7 — Data output bit 7 |
| 引脚 19 | D8 — Data output bit 8 |
| 引脚 20 | D9 — Data output bit 9 |
| 引脚 21 | D10 — Data output bit 10 |
| 引脚 22 | D11 — Data output bit 11 (MSB) |
| 引脚 23 | NC — Not connected (per datasheet) |
| 引脚 24 | NC — Not connected (per datasheet) |
| 引脚 25 | VD — Digital supply |
| 引脚 26 | DGND — Digital ground |
| 引脚 27 | NC — Not connected (per datasheet) |
| 引脚 28 | NC — Not connected (per datasheet) |
| 引脚 29 | VA — Analog supply |
| 引脚 30 | AGND — Analog ground |
| 引脚 31 | VREF — Reference decoupling |
| 引脚 32 | AGND — Analog ground |
| 引脚 33 | VA — Analog supply |
| 引脚 34 | NC — Not connected (per datasheet) |
| 引脚 35 | AGND — Analog ground |
| 引脚 36 | VA — Analog supply |
| 引脚 37 | VA — Analog supply |
| 引脚 38 | NC — Not connected (per datasheet) |
| 引脚 39 | AGND — Analog ground |
| 引脚 40 | VA — Analog supply |
| 引脚 41 | NC — Not connected (per datasheet) |
| 引脚 42 | AGND — Analog ground |
| 引脚 43 | VA — Analog supply |
| 引脚 44 | NC — Not connected (per datasheet) |
| 引脚 45 | AGND — Analog ground |
| 引脚 46 | VA — Analog supply |
| 引脚 47 | VA — Analog supply |
| 引脚 48 | NC — Not connected (per datasheet) |
| 引脚 49 | AGND — Analog ground |
| 引脚 50 | VA — Analog supply |
| 引脚 51 | NC — Not connected (per datasheet) |
| 引脚 52 | AGND — Analog ground |
| 引脚 53 | VA — Analog supply |
| 引脚 54 | NC — Not connected (per datasheet) |
| 引脚 55 | AGND — Analog ground |
| 引脚 56 | VA — Analog supply |
| 引脚 57 | VA — Analog supply |
| 引脚 58 | AGND — Analog ground |
| 引脚 59 | VA — Analog supply |
| 引脚 60 | NC — Not connected (per datasheet) |
| 引脚 61 | AGND — Analog ground |
| 引脚 62 | VA — Analog supply |
| 引脚 63 | NC — Not connected (per datasheet) |
| 引脚 64 | AGND — Analog ground |
典型应用
ADC12DL065CIVS 适用于 6 应用s: Communications Basestation IF Digitizer, Medical Imaging Front-End, Test and Measurement Instrumentation, Video and Consumer IF Sampling, Radar and Lidar Signal Processing, Industrial Process Control.
Communications Basestation IF Digitizer
The ADC12DL065CIVS fits IF digitizer designs for wireless basestations because its 65 MSPS dual-channel sampling captures second-IF signals below ~30 MHz while the dual channels enable coherent I/Q acquisition. Per the manufacturer datasheet, the pipelined CMOS architecture provides strong SFDR for narrowband carrier decoding and the separate digital I/O supply rail connects directly to FPGA LVCMOS receivers without level translation. Designers typically place a wideband balunmux-IF transformer at the analog input and route output clocks with controlled-impedance traces. The 64-TQFP exposed pad provides adequate cooling at the 360 mW dissipation in a thermally-managed basestation chassis.
推荐
Medical Imaging Front-End
The ADC12DL065CIVS suits medical imaging front-ends such as ultrasound beamformers because its dual 12-bit channels digitize matched I/Q or adjacent transducer elements at 32.5 MSPS per channel. Per the manufacturer datasheet, the 360 mW dissipation and industrial temperature range accommodate portable cart-based ultrasound systems. The pipelined architecture yields strong SNR for envelope detection while the 64-TQFP package supports compact multi-channel array boards. TxAA libraries and reference designs from TI show the part driving downstream DSP and image reconstruction pipelines for both B-mode and Doppler imaging.
推荐
Test and Measurement Instrumentation
The ADC12DL065CIVS serves bench-top instruments (oscilloscope front-ends, spectrum analyzers, and data acquisition modules) because its 12-bit resolution and 65 MSPS rate capture transient events up to ~30 MHz bandwidth. Per the manufacturer datasheet, the dual pipelined channels support simultaneous acquisition of two test points or a differential signal pair. The 0-2.6 V analog input range accommodates most probe attenuator outputs directly, and the 64-TQFP industrial package withstands the temperature rise in enclosed instrument enclosures. Designers commonly use the part with a wideband front-end amplifier and external anti-alias filter.
推荐
Video and Consumer IF Sampling
The ADC12DL065CIVS is well-matched to consumer IF digitizers for set-top boxes, satellite receivers, and digital video broadcast equipment because its 65 MSPS rate handles baseband video and intermediate-frequency carriers in a single chip. Per the manufacturer datasheet, the dual-channel topology simplifies chroma/luma or I/Q digitizer blocks and the 3.3 V supply aligns with typical consumer digital rails. The exposed-pad TQFP package enables compact PCB layouts inside space-constrained set-top enclosures.
推荐
Radar and Lidar Signal Processing
The ADC12DL065CIVS serves short-range radar and lidar signal chains because its dual 12-bit channels capture matched transmit and receive paths at 65 MSPS single-channel or 32.5 MSPS dual-channel. Per the manufacturer datasheet, the pipelined architecture provides the dynamic range needed for time-of-flight measurements and the wide analog input bandwidth captures pulse returns with low jitter. The 64-TQFP package withstands industrial -40 °C to +85 °C ambient conditions for outdoor and vehicular installations.
推荐
Industrial Process Control
The ADC12DL065CIVS fits industrial process-control data acquisition systems because its dual 12-bit resolution digitizes two control-loop feedback signals at 65 MSPS aggregate rate. Per the manufacturer datasheet, the industrial temperature range (-40 °C to +85 °C) accommodates factory-cabinet environments and the 3.3 V supply aligns with industrial PLC backplanes. The exposed-pad TQFP provides reliable thermal performance for continuous 24/7 operation in motor control and process variable monitoring.
推荐
推荐产品汇总
工程参考数据： ADC12DL065CIVS ——对比、设计指导和合规信息。
选型指南
与替代料对比
| 参数 | 本产品 | ADC12DL065CIVS/NOPB | ADC12DL065CIVSX | ADC12040CIVY | ADC10D020CIVSX/NOPB |
|---|---|---|---|---|---|
| Package | 64-TQFP (10x10 mm) | 64-TQFP (10x10 mm) - same | 64-TQFP (10x10 mm) - same | 64-TQFP (10x10 mm) - same | 64-TQFP (10x10 mm) - same |
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments |
| Resolution | 12 bit | 12 bit | 12 bit | 12 bit | 10 bit |
| Number of Channels | 2 (dual) | 2 (dual) | 2 (dual) | 1 (single) | 2 (dual) |
| Sample Rate | 65 MSPS | 65 MSPS | 65 MSPS | 40 MSPS | 20 MSPS |
| Architecture | Pipelined CMOS | Pipelined CMOS | Pipelined CMOS | Pipelined CMOS | Pipelined CMOS |
| Analog Supply | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| RoHS Compliance | Non-RoHS (original) | RoHS-compliant (NOPB) | RoHS-compliant | RoHS-compliant | RoHS-compliant (NOPB) |
| Operating Temperature | -40 °C to +85 °C | -40 °C to +85 °C | -40 °C to +85 °C | -40 °C to +85 °C | -40 °C to +85 °C |
关键差异点
- Dual-channel 65 MSPS sampling in a single 64-TQFP package （对比 ADC12040CIVY)
- Original leaded variant vs RoHS lead-free （对比 ADC12DL065CIVS/NOPB)
- Higher resolution than 10-bit ADC10D020 family （对比 ADC10D020CIVSX/NOPB)
设计说明
Estimated: at 3.3 V and 360 mW power dissipation, the 64-TQFP exposed-pad package dissipates the full 360 mW into the PCB. Use a continuous ground-copper pour directly beneath the exposed pad with at least 16 thermal vias (0.3 mm drill, 1 mm pitch) connecting to the internal ground plane. Maintain separate analog (AGND) and digital (DGND) ground planes joined only at the IC ground pins to minimize digital switching noise coupling into the analog front-end.
Per the manufacturer datasheet, the ADC12DL065CIVS uses two separate supply rails: 3.3 V analog (VA) and 2.4 V to 3.3 V digital I/O (VD). Place a 10 µF tantalum or ceramic bulk capacitor and a 0.1 µF ceramic capacitor as close as possible to each VA and VD pin. A ferrite bead or pi-filter between VA and the rest of the analog supply is recommended to isolate switching noise from upstream DC-DC converters.
Route the analog input traces as a 50-ohm controlled-impedance differential pair from the input balun/transformer to the VIN pins, keeping traces short and symmetric. Clock traces must be routed with controlled impedance and length-matched to within a few millimeters of the CLK input to minimize aperture jitter. Place the analog input anti-alias filter components as close to the analog input pins as possible to minimize parasitic capacitance.
Do not leave the PD (power-down) pin floating - tie it high via a 10 kohm resistor for normal operation, otherwise the device enters standby. The OE (output enable) pin must be driven by a clean logic-level signal - tying it directly to the digital rail without a series resistor can cause inrush current glitches that couple back into the analog input. Ensure the clock signal meets the datasheet's minimum slew-rate requirement to avoid metastability.
合规信息
Original ADC12DL065CIVS is non-RoHS; /NOPB suffix variant is RoHS-compliant. Per distributor data, original CIVS part contains lead; choose /NOPB for new designs requiring RoHS compliance. Not AEC-Q100 qualified.
