EP910JM-40 vs EP910DC-35 Comparison

Detailed side-by-side comparison of EP910JM-40 by Altera and EP910DC-35 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP910JM-40 EP910DC-35
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $9.95 $10.95
Device Family Altera Classic EPLD β€”
Series EP910 β€”
Logic Type EPLD (UV-Erasable PAL-type) β€”
Macrocells 24 24
Dedicated Inputs 12 12
I/O Lines 24 β€”
Total Inputs (max) 36 β€”
Total Outputs (max) 24 β€”
Product Terms 240 240
External Clock Inputs 2 β€”
Propagation Delay (tPD) 40 ns β€”
Process Technology CMOS β€”
Package JLCC-28 (windowed ceramic, J-lead) 40-pin CDIP (Ceramic DIP) with quartz window
Mounting Type Surface Mount β€”
RoHS Status [DATA_NEEDED: RoHS status - UV-windowed ceramic package typically not RoHS compliant] Non-compliant (ceramic DIP with Pb-bearing lead finish)
Programming Method UV erase + EPROM programmer JEDEC fuse map via device programmer; UV erase
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: confirm grade] 0 Β°C to +70 Β°C (commercial)
Device Type β€” UV-Erasable CMOS PLD (PAL-type)
Family β€” Classic EPLD EP910
Architecture β€” PAL-type sum-of-products AND-OR array
Usable Gates β€” 900 gates
I/O Pins β€” 24
Total Inputs β€” 36
Propagation Delay (tpd) β€” 35 ns
Maximum Clock Frequency β€” 37 MHz (typical, internal)
Supply Voltage (Vcc) β€” 4.75 V to 5.25 V (5 V nominal)
Lead Pitch β€” 2.540 mm
Termination Style β€” Through-Hole
Technology β€” CMOS, UV-erasable EPROM cell
Lifecycle β€” Obsolete / last-time-buy from authorized distributors

Datasheets & Resources

Browse All Products Create BOM Request Quote