EPC2T32U vs EPC2T32N Comparison

Detailed side-by-side comparison of EPC2T32U by Altera and EPC2T32N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC2T32U EPC2T32N
Brand Altera Altera
Category Memory ICs FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $16.10 $6.95
Function Configuration PROM for SRAM-based LUT FPGAs β€”
Memory Density 1.6 Mbit β€”
Supply Voltage 3.3 V or 5.0 V (user-selectable) β€”
Programmability In-system programmable via JTAG (IEEE 1149.1) β€”
Configuration Modes Supported Passive serial, passive parallel synchronous, passive parallel asynchronous, JTAG β€”
Package 32-pin TQFP 32-TQFP (7x7 mm)
Operating Temperature Commercial / Industrial grade [DATA_NEEDED: exact range] 0 C to +70 C
Cascading Support Yes, via dedicated cascade port for density expansion β€”
Compression Support Altera bitstream decompression (up to 50% storage reduction) β€”
Compatible FPGA Families APEX II, APEX 20K, Mercury, ACEX 1K β€”
Lead-Free Finish Yes (per part suffix 'U') β€”
Mounting Type Surface Mount Surface Mount
MSL Level [DATA_NEEDED: MSL rating] β€”
RoHS Status Compliant Compliant (lead-free)
Hand-shake Pins nSTATUS, nCONFIG, CONF_DONE β€”
Memory Size β€” 1.6 Mbit
Programmable Type β€” In System Programmable (Flash)
Configuration Mode β€” Passive Serial (PS) / JTAG ISP
Maximum Clock Frequency β€” 10 MHz
Supply Voltage - VCCINT β€” 3.0 V to 3.6 V / 4.75 V to 5.25 V (dual supply)
Interface β€” Serial (DCLK / DATA0 / nCONFIG / nSTATUS / CONF_DONE)
JTAG Compliance β€” IEEE 1149.1 (boundary-scan, ISP)
Pin Count β€” 32
Sector Architecture β€” Flash with built-in CRC
Cascade Support β€” Yes (multi-device daisy-chain)
CONF_DONE / nSTATUS Drive β€” Open-drain

Datasheets & Resources

Browse All Products Create BOM Request Quote