EPM7128SQC100-15 vs EPM7128STC100-10 Comparison

Detailed side-by-side comparison of EPM7128SQC100-15 by Altera and EPM7128STC100-10 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPM7128SQC100-15 EPM7128SQC100-15 - MAX 7000 CPLD 128MC 15ns 5V | Altera/Intel

EPM7128SQC100-15 - MAX 7000 CPLD 128MC 15ns 5V | Altera/Intel

EPM7128SQC100-15 ⚠ Last Time Buy

Specification Comparison

Parameter EPM7128SQC100-15 EPM7128STC100-10
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy Obsolete
Unit Price (USD) $8.20 —
Family MAX 7000 MAX 7000S
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macrocells 128 —
Logic Array Blocks (LABs) 4 (16 macrocells each) —
User I/Os 84 84
Pin-to-Pin Delay (tPD) 15 ns —
Maximum Frequency (fMAX) [DATA_NEEDED: fMAX value] —
Typical Gate Count 2,500 gates —
Supply Voltage (VCCINT) 5 V (5% tolerance) 5 V
Programming Technology EEPROM (in-system programmable via JTAG) —
JTAG Interface IEEE Std. 1149.1 compliant —
Package 100-pin PQFP (Plastic Quad Flat Pack) TQFP-100 (C100)
Operating Temperature 0C to +70C (Commercial) 0C to +70C (commercial)
Mounting Type Surface Mount Surface Mount
MSL Level 3 (168 hours) —
RoHS Status Non-compliant (SnPb lead finish - legacy PQFP) [DATA_NEEDED: RoHS compliance status not in provided data]
Macro Cells — 128
Usable Gates — 2,500
Logic Array Blocks — 8 (16 macrocells per LAB)
Propagation Delay (tPD) — 10 ns
Internal Counter Frequency (fCNT) — 100 MHz
Logic Family — CMOS
MultiVolt I/O Voltage — 3.3 V / 5 V
Pin Count — 100
Programmability — In-System Programmable (JTAG, IEEE 1149.1), EEPROM

Datasheets & Resources

Browse All Products Create BOM Request Quote