EPM9560RC240-10N vs EPM9560RC240-15C Comparison

Detailed side-by-side comparison of EPM9560RC240-10N by Intel and EPM9560RC240-15C by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM9560RC240-10N EPM9560RC240-15C
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy Obsolete
Family MAX 9000 MAX 9000
Architecture Multiple Array MatriX (MAX) - 3rd generation —
Usable Gates 12,000 12,000
Macrocells 560 560
Logic Array Blocks (LABs) 16 —
User I/Os 212 —
Internal Operating Frequency 144.9 MHz —
Pin-to-Pin Propagation Delay (tPD) 10 ns (-10 speed grade) —
Supply Voltage 5.0 V 5.0 V
Process Technology 0.65 µm CMOS EEPROM CMOS
Package 240-pin RQFP (Plastic Quad Flat Pack) 240-pin RQFP (PowerQuad II)
Programming Interface JTAG (IEEE 1149.1) - in-system programmable —
I/O Standards Supported 5.0 V TTL/CMOS, 3.3 V PCI-compatible —
Operating Temperature (Commercial) 0 °C to +70 °C —
Lead-Free Finish (N suffix) Yes (Pb-free) —
RoHS Status ROHS3 Compliant (per fpgalink.com listing) [DATA_NEEDED: RoHS status]
Moisture Sensitivity Level (MSL) 3 (168 hours) —
Device Type — EEPROM-based CPLD
Logic Array Blocks — 20
User I/O Pins — 187
Maximum Internal Frequency — 117.6 MHz
Propagation Delay (tPD) — 15 ns
Operating Voltage Range — 3.3 V or 5 V
Terminal Pitch — 0.5 mm
Mounting Type — Surface Mount
Operating Temperature — 0C to +70C (Commercial)
Configuration Technology — EEPROM (non-volatile)
In-System Programmability — Yes (ISP via JTAG)
JTAG Interface — IEEE 1149.1 boundary-scan
MSL Level — [DATA_NEEDED: MSL level]

Datasheets & Resources

Browse All Products Create BOM Request Quote