Intel

EPM7256SQC208-10 - MAX 7000S CPLD, 256 Macrocells, 10ns, 208-PQFP | Intel

Référence : EPM7256SQC208-10 ✗ Fin de vie

En stock Expédié sous 1 à 3 jours ouvrés

208-pin PQFP (SQC208) Package Up to 175.4 MHz Speed

À partir de $11.2 USD / unité

MOQ : 1 |

Prix mis à jour : 2026-09-12

Tarifs dégressifs

Qté	Prix unitaire	Total
1	$28.5	$28,50
10	$24.8	$248,00
100	$18.95	$1 895,00
500	$14.5	$7 250,00
1 000	$11.2	$11 200,00

ℹ️ Tous les prix sont en USD

Voir la fiche technique (PDF) Voir les alternatives

Quantité

EPM7256SQC208-10 Présentation

The Intel (formerly Altera) EPM7256SQC208-10 is a high-density, high-performance EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000S family, featuring 256 macrocells, 164 user I/O pins, a 10 ns pin-to-pin propagation delay, and a 208-pin PQFP package.

A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macrocell blocks with a central interconnect matrix. CPLDs sit in the programmable logic hierarchy between simple SPLDs (single PLDs such as PAL/GAL) and large FPGAs (Field-Programmable Gate Arrays), providing deterministic timing, instant-on operation, and high-logic-density glue logic in a single chip. The MAX 7000S family uses a second-generation MAX architecture with EEPROM process technology, giving engineers in-system programmability (ISP) and 100% tested stuck-fault coverage.

The EPM7256SQC208-10 is built around 16 Logic Array Blocks (LABs), each containing 16 macrocells, and delivers up to 5,000 usable gates. Key features include a 10 ns pin-to-pin delay (tPD), counter speeds up to 175.4 MHz, 3.3V or 5V tolerant I/O (with 5V core on the standard -10 variant), in-system programmability via IEEE 1149.1 JTAG, and PCI-SIG compliant I/O for bus interface designs. The 164 I/O pins and JTAG support make it well-suited for bus bridging, address decoding, and state-machine control.

The device implements a programmable interconnect matrix (PIA) that routes all LAB outputs to any LAB input, ensuring predictable timing and removing the routing congestion seen in older SPLD architectures. The MAX 7000S architecture also supports programmable power-saving modes per macrocell, which reduces quiescent current when blocks are idle.

Typical applications include telecommunications glue logic, industrial control interface bridging, address decoding and bus arbitration in embedded systems, PCI bus interface glue, and replacement of multiple discrete SSI/MSI logic packages. The combination of non-volatile storage, instant-on, and deterministic timing makes it attractive for safety-critical boot logic.

A key design tip: the -10 speed grade refers to the slowest of the MAX 7000S speed grades (-6, -7, -10). When designing, ensure that the timing budget (clock period minus tCO, tSU) accommodates the 10 ns propagation delay and that PCI-compliant I/O is only used when the design meets the PCI Local Bus Specification 2.2 timing requirements.

This page synthesizes distributor pricing, in-system programmable drop-in alternatives, and practical design notes that go beyond the manufacturer datasheet.

Alternatives de remplacement direct pour EPM7256SQC208-10 — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.

Variantes de cette série

Modèles de la même série directement compatibles avec EPM7256SQC208-10 (même facteur de forme et même empreinte) — différant par Package, RoHS Status, Operating Temperature, Speed Grade, Family.

EPM7256AEQC208-5N

Altera

Package: 208-pin PQFP (Plastic Quad Flat Pack)

RoHS Status: unknown

Operating Temperature: 0 C to +70 C (Commercial)