EP1810LC-30 vs EP1810LC-35 Perbandingan

Perbandingan bersamaan detil EP1810LC-30 dari Altera dan EP1810LC-35 dari Rochester Electronics. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Rochester Electronics
EP1810LC-35 EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 ⚠ Waktu Beli Terakhir

Perbandingan Spesifikasi

Parameter Umum EP1810LC-30 EP1810LC-35
Merek Altera Rochester Electronics
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Waktu Pembelian Terakhir
Product Type Classic EPLD (Erasable Programmable Logic Device) —
Family Altera Classic EPLD —
Macrocells 48 48
Flip-Flops 48 (one per macrocell) —
Speed Grade (tPD) 30 ns —
Tegangan Pemuat 5 V (typical) —
Technology CMOS, low-power (LC) CMOS, UV-erasable EPROM
Paket JLCC-68 (68-pin J-Lead ceramic chip carrier) 68-pin PLCC (J-Lead)
Programming Device programmer or JTAG —
Suhu Kerja [DATA_NEEDED: temperature grade] 0C to +70C (commercial)
Standby Current [DATA_NEEDED: ICC standby] —
Jumlah Pin 68 —
Number of I/O Pins [DATA_NEEDED: I/O count] —
Logic Blocks 48 macrocells —
Status RoHS unknown (legacy ceramic package) [DATA_NEEDED]
Device Type — EPLD (Erasable Programmable Logic Device)
Series — Classic EP1810
Equivalent Gates — 900 usable / 2100 equivalent
Maximum Operating Frequency — 28.6 MHz
Propagation Delay (tpd) — 35 ns (max, '-35' speed grade)
Supply Voltage (VCC) — 5 V (4.75 V to 5.25 V)
Tipe Mounting — Surface Mount (socketable)
I/O Pins — [DATA_NEEDED: I/O count exact]
Configuration Method — UV-erase + EPROM programmer
Programmable Interconnect — Centralized Programmable Interconnect Array (PIA)
Development Tool (legacy) — MAX+PLUS II / A+PLUS
Lead-Free — [DATA_NEEDED]

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon