EP610ILC-10 vs EP610DC-30 Perbandingan

Perbandingan bersamaan detil EP610ILC-10 dari Altera dan EP610DC-30 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EP610ILC-10 EP610DC-30
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Device Family Classic EPLD —
Product Type UV-Erasable / OTP PLD Classic EPLD (Erasable Programmable Logic Device)
Architecture PAL-type with macrocells —
Macrocells 16 16
Usable Gates 300 300
Product Terms 160 —
I/O Pins 16 16 (with output enable)
Dedicated Inputs 4 16
Tegangan Pemuat 5 V (single supply) —
Pin-to-Pin Delay (tPD) 10 ns (grade -10) —
Counter Frequency (fCNT) 100 MHz —
Logic Family Compatibility TTL (5 V CMOS/TTL-compatible I/O) —
Paket PLCC-28 (plastic J-lead chip carrier) 24-pin CERDIP (windowed)
Tipe Mounting Surface Mount (PLCC socket or solder) Through-Hole
Suhu Kerja [DATA_NEEDED: operating temperature range] Commercial (0C to +70C)
Status RoHS [DATA_NEEDED: RoHS compliance] —
Family — EP610 (Classic Device Family)
Logic Expanders — 4 (4 product terms per macrocell)
Maximum Pipelined Clock Frequency — 100 MHz
Propagation Delay (tPD) — 30 ns
Speed Grade — -30 (30 ns tPD)
Technology — CMOS EPROM
Programmability — UV-erasable, windowed EPROM
Security Bit — Yes (protects design after programming)
Output Modes — Registered and Combinatorial

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon