ADS6144IRHBR - 14-Bit 105MSPS Low-Power ADC | Texas Instruments
部品番号: ADS6144IRHBR ✓ 生産中| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $28.5 | $28.50 |
| 10 | $25.62 | $256.20 |
| 100 | $22.78 | $2,278.00 |
| 500 | $20.45 | $10,225.00 |
| 1,000 | $18.2 | $18,200.00 |
ADS6144IRHBR 概要
An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and quantizes it into a discrete digital code. Pipeline ADCs such as the ADS6144 use a multi-stage switched-capacitor architecture that delivers high sample rates (>100 MSPS) at moderate resolution (10-16 bit) with low latency, making them the workhorse of high-speed data acquisition. The ADS6144 belongs to the broader category of data-conversion ICs within the signal-chain semiconductor taxonomy: pipeline ADC -> ADC -> data converter -> mixed-signal IC -> semiconductor.
Key features of the ADS6144IRHBR include an input bandwidth of approximately 700 MHz, spurious-free dynamic range (SFDR) above 80 dBFS at 70 MHz IF, and an SNR of about 72 dBFS at 9.9 MHz input. Programmable full-scale input range spans 1.0 Vpp to 1.5 Vpp, and the parallel CMOS bus can be configured as 1-Wire or 2-Wire DDR LVDS. The 32-pin QFN package provides a low-inductance ground reference through the exposed pad, which is essential for maintaining noise performance above 100 MSPS.
Typical applications for the ADS6144IRHBR include software-defined radio (SDR) receivers, medical imaging front-ends such as ultrasound beamformers, portable test and measurement instruments, multi-carrier cellular base-station cards, and high-speed CCD imaging digitizers. The low power dissipation makes it attractive for dense multi-channel designs where thermal management is challenging.
When designing with this ADC, place the input network and clock-generation components within 5 mm of the package and provide a solid ground reference beneath the exposed pad. The internal reference mode is sufficient for many applications, but for highest SFDR in multi-carrier scenarios, an external low-noise reference such as the REF5025 improves performance by 5-7 dB.
ドロップイン代替品: ADS6144IRHBR — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: ADS6144IRHBR （同一形状・フットプリント） — 相違点: Input Type, Package, Digital Supply Voltage, Resolution, Analog Supply Voltage.
クイック比較ツール — 並列比較する代替部品を選択:
ADS6144IRHBT
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADS6144IRHBRG4
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADS6143IRHBR
✅ ドロップイン✓ 在庫あり
$20.9 / 個
データシートを見る →ADS6145IRHBR
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADS6142IRHBR
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADS6144IRHBR 最大定格＆電気的特性
| 分解能 | 14 bit |
| Number of Channels | 1 |
| Sampling Rate (Maximum) | 105 MSPS |
| Architecture | Pipelined |
| Input Type | Differential (analog buffered) |
| Full-Scale Input Range | 1.0 Vpp to 1.5 Vpp (programmable) |
| Output Interface | Parallel CMOS / DDR LVDS (selectable) |
| Output Data Format | Offset Binary, Twos Complement, or Gray Code |
| Reference | Internal or External |
| 動作温度範囲 | -40 C to +85 C (Industrial) |
| パッケージ | 32-VQFN (RHB) 5x5 mm with exposed thermal pad |
| 実装タイプ | Surface Mount |
| MSLレベル | 2 (per JEDEC J-STD-020) |
| RoHS ステータス | Compliant |
| Wake-up / Sleep Mode | Yes (power-down pin) |
ADS6144IRHBR ピン構成
| ピン 1 | AVDD — Analog supply (3.3 V) |
| ピン 2 | INP — Differential analog input positive |
| ピン 3 | INN — Differential analog input negative |
| ピン 4 | AGND — Analog ground |
| ピン 5 | VCM — Common-mode voltage output |
| ピン 6 | AVDD — Analog supply (3.3 V) |
| ピン 7 | REF — Reference voltage bypass |
| ピン 8 | REFT — Reference top decoupling |
| ピン 9 | REFB — Reference bottom decoupling |
| ピン 10 | AVDD — Analog supply (3.3 V) |
| ピン 11 | AGND — Analog ground |
| ピン 12 | NC — Not connected |
| ピン 13 | CLK — Clock input positive |
| ピン 14 | CLK — Clock input negative |
| ピン 15 | AGND — Analog ground |
| ピン 16 | DRVDD — Digital supply (3.3 V) |
| ピン 17 | GND — Digital ground |
| ピン 18 | D0_D6A — LVDS data out / CMOS D6 shared |
| ピン 19 | D1_D6B — LVDS data out / CMOS D6 shared |
| ピン 20 | D2_D0 — LVDS data out / CMOS D0 |
| ピン 21 | D3_D1 — LVDS data out / CMOS D1 |
| ピン 22 | D4_D2 — LVDS data out / CMOS D2 |
| ピン 23 | D5_D3 — LVDS data out / CMOS D3 |
| ピン 24 | DRVDD — Digital supply (3.3 V) |
| ピン 25 | D7_D4 — LVDS data out / CMOS D4 |
| ピン 26 | D8_D5 — LVDS data out / CMOS D5 |
| ピン 27 | DRVCLK — LVDS / CMOS clock output |
| ピン 28 | DRVDD — Digital supply (3.3 V) |
| ピン 29 | CSEL — CMOS/LVDS mode select |
| ピン 30 | SLEEP — Power-down input (active high) |
| ピン 31 | RESET — Reset input |
| ピン 32 | DRVDD — Digital supply (3.3 V) |
| ピン EP | PAD — Exposed thermal pad - must be soldered to ground plane |
主な用途
ADS6144IRHBR の用途: 6 件s: Software-Defined Radio (SDR) Receiver, Medical Ultrasound Imaging Front-End, Portable Test & Measurement Instrumentation, Multi-Carrier Cellular Base Station Receiver, High-Speed CCD/CIS Imaging Digitizer, Radar / Lidar Pulse Receiver.
Software-Defined Radio (SDR) Receiver
The ADS6144IRHBR's 105 MSPS sampling rate combined with its >700 MHz analog input bandwidth makes it a strong fit for software-defined radio IF-sampling chains. Digitizing a 70 MHz IF at 105 MSPS places the signal comfortably in the second Nyquist zone, where the converter's SFDR remains above 80 dBFS per the TI datasheet. Designers typically place the ADC downstream of a wideband anti-alias filter; the internal differential input buffer tolerates transformer-coupling from the LNA chain. The CMOS/DDR LVDS output option lets the designer route data over an FPGA Mezzanine Card-style connector (for example, paired with Xilinx XC7A35T-1FTG256C) at full rate without compressing the FPGA's LVDS receivers.
おすすめ
Medical Ultrasound Imaging Front-End
In phased-array ultrasound systems the per-channel ADC directly determines harmonic-imaging dynamic range and Doppler sensitivity. The ADS6144IRHBR's 14-bit resolution and 105 MSPS rate suit mid-frequency probes operating at 5-15 MHz; with TGC amplification and bandpass filtering ahead of the converter the system captures second-harmonic content with above-70-dBFS SNR. Designers typically arrange 32 to 128 channels on a single board; the ADC's low 200-mW dissipation keeps the front-end temperature rise manageable under dense packing. The selectable CMOS/LVDS output lets the system serialize channel data across fewer PCB traces to the FPGA beamformer.
おすすめ
Portable Test & Measurement Instrumentation
Handheld oscilloscopes and logic-analyzer-style digitizers benefit from the ADS6144IRHBR's low power envelope, which extends battery runtime without sacrificing update rate. Sampling at 105 MSPS captures real-time digital and analog waveforms up to 50 MHz fundamental content while keeping the ADC's contribution to system power budget under 250 mW. The compact 32-VQFN (RHB) 5x5 mm footprint fits behind probes in space-constrained front-end modules. Internal reference operation simplifies calibration in field-deployable instruments, while external reference mode supports precision bench units.
おすすめ
Multi-Carrier Cellular Base Station Receiver
Multi-carrier GSM/EDGE and LTE receiver cards aggregate multiple carriers onto a single ADC; the ADS6144IRHBR's 80+ dBFS SFDR at 70 MHz IF provides sufficient spurious-free headroom for four-carrier aggregation at typical IF frequencies. Sampling at 105 MSPS captures a 60 MHz IF block with comfortable margin to Nyquist. The CMOS output mode reduces FPGA pin count versus LVDS when board-to-board cabling is short; the LVDS DDR mode is preferred when routing to a backplane or external Mezzanine Card. Paired with a TI GC5330 or GC5316 digital up/down-converter, designers can implement multi-channel base-station cards with a single ADC per antenna branch.
おすすめ
High-Speed CCD/CIS Imaging Digitizer
Scientific-grade CCD and CMOS image sensors deliver wide-bandwidth analog streams that require high-resolution, high-rate digitizers downstream. The 14-bit resolution and 105 MSPS rate of the ADS6144IRHBR capture 4k line-scan imagers streaming 16-bit-equivalent pixel data at pixel-clock rates up to 100 MHz. The differential analog input simplifies integration with correlated double-sampling circuits; the CMOS output bus can be time-multiplexed across two ADCs to support 14-bit color (RGB) simultaneous sampling. Industrial -40 C to +85 C operation supports outdoor machine-vision installations.
おすすめ
Radar / Lidar Pulse Receiver
Short-range radar and lidar receivers digitize single-pulse returns with high dynamic range; the ADS6144IRHBR's 14-bit dynamic range at 105 MSPS supports pulsed-detection thresholds in the 60-70 dBFS range after coherent integration. Sampling pulses 10-50 ns wide at IF frequencies of 50-100 MHz places the return signal comfortably within the ADC's analog input bandwidth. Multi-pulse averaging done in the FPGA downstream further extends the system dynamic range. The CMOS output mode reduces BOM cost versus LVDS for short intra-board hauls, while industrial temperature grade supports outdoor deployment.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: ADS6144IRHBR — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | ADS6144IRHBT | ADS6144IRHBRG4 | ADS6143IRHBR | ADS6145IRHBR | ADS6142IRHBR |
|---|---|---|---|---|---|---|
| Brand | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments | Texas Instruments |
| Package | 32-VQFN (RHB) 5x5 mm | 32-VQFN (RHB) - same | 32-VQFN (RHB) - same | 32-VQFN (RHB) - same | 32-VQFN (RHB) - same | 32-VQFN (RHB) - same |
| Sampling Rate | 105 MSPS | 105 MSPS | 105 MSPS | 80 MSPS | 125 MSPS | 65 MSPS |
| Resolution | 14 bit | 14 bit | 14 bit | 14 bit | 14 bit | 14 bit |
| Architecture | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined |
| Output Interface | CMOS / DDR LVDS | CMOS / DDR LVDS | CMOS / DDR LVDS | CMOS / DDR LVDS | CMOS / DDR LVDS | CMOS / DDR LVDS |
| Operating Temperature | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C |
| Reel/Packaging Variant | Standard R reel | Small T reel | Pb-free G4 reel | Standard R reel | Standard R reel | Standard R reel |
| Approx Unit Price (qty 100) | $22.78 | Similar ($20-$25) | Similar ($20-$25) | Lower ($18-$22) | Higher ($28-$33) | Lower ($16-$20) |
主な差別化要因
- Speed grade flexibility within the same package （vs ADS6143IRHBR (80 MSPS))
- Lowest power at 105 MSPS in the family （vs ADS6145IRHBR (125 MSPS))
- Same pinout as the entire ADS614X family （vs ADS6142IRHBR)
設計ノート
The exposed thermal pad on the 32-VQFN (RHB) package must be soldered directly to a solid continuous ground plane. Use at least 4 thermal vias under the pad to stitch the inner planes; missing or ungrounded thermal pad connections degrade dynamic performance by 10-15 dB and may cause intermittent output timing errors at 105 MSPS per the TI datasheet reference design.
Designers should treat the differential analog inputs and clock as 100-ohm differential transmission lines on the PCB. Place the input transformer or driver within 5 mm of the INP/INN pins to minimize parasitic pickup. The clock path must also be 100-ohm differential; a sine-wave PECL clock fed through an AC-coupling capacitor typically yields best jitter performance (<250 fs RMS) for maximizing SFDR at IF inputs above 70 MHz.
Use separate analog and digital 3.3 V regulators; a ferrite bead between AVDD and DRVDD prevents digital switching noise from coupling into the analog front-end. Decoupling: 0.1 uF ceramic + 10 uF ceramic + bulk tantalum or aluminum-polymer 22 uF on each AVDD pin, repeated per pin. Estimated: at 105 MSPS the converter draws approximately 60 mA from AVDD and 30 mA from DRVDD; designers should budget 250 mW dissipation and verify thermal rise with the 32-QFN theta_JA of approximately 30 C/W.
Avoid routing CMOS digital data lines across analog input traces - coupled digital edges produce spurs at predictable offsets in the ADC's output FFT. Common mistake: omitting the CML/LVDS terminations at the FPGA side; unterminated LVDS pairs reflect energy that shows up as pattern-dependent noise at high input frequencies. Always follow the TI reference design footprint and the FPGA Bank I/O standard reference.
コンプライアンス情報
RoHS and REACH compliant per TI product page. Lead-free reflow 260 C peak supported per JEDEC J-STD-020 MSL-2. Industrial -40 C to +85 C operating temperature grade. Not AEC-Q100 qualified - the ADS6144 family targets industrial and commercial systems.
