EPM3128ATC100-5 vs EPM3128ATC144-5 비교

다음의 상세 나란히 비교: EPM3128ATC100-5 제조: Intel 및 EPM3128ATC144-5 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM3128ATC100-5 EPM3128ATC144-5
브랜드 Intel Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $15.43 $4.85
Series MAX 3000A —
Family CPLD - MAX 3000A MAX 3000A
Macrocells 128 —
Usable Gates 2,500 —
User I/Os 80 —
Dedicated Inputs 4 —
Pin-to-Pin Delay (tpd) 5 ns (commercial); 7.5 ns —
Maximum Frequency (fCNT) 192.3 MHz —
Supply Voltage (VCCINT/VCCIO) 3.3 V —
Output Drive Voltage 2.5 V or 3.3 V (programmable) —
Input Tolerance 2.5 V, 3.3 V, 5.0 V tolerant —
Program Memory Type EEPROM EEPROM (non-volatile)
In-System Programmability Yes, IEEE Std. 1532 compliant Yes (IEEE Std. 1532 compliant)
JTAG Boundary Scan Yes, IEEE Std. 1149.1 —
동작 온도 0 °C to 70 °C (Commercial) 0C to +70C (Commercial)
패키지 100-pin TQFP (Fine Line) TQFP-144 (Plastic, 1.0 mm pitch, 22x22 mm)
실장 유형 Surface Mount —
Logic Family CMOS CMOS
RoHS 상태 [DATA_NEEDED: RoHS status] Not Compliant (per Arrow distributor listing)
Process Technology CMOS EEPROM 0.30 um CMOS EEPROM, 4 metal layers
Device Type — CPLD (Complex Programmable Logic Device)
Number of Macrocells — 128
Number of Logic Array Blocks (LABs) — 8
Number of User I/Os — 96
Device System Gates — 2500
Product Terms per Macrocell — 32
Propagation Delay (tPD) — 7.5 ns
Maximum Internal Frequency — 192.3 MHz
Number of Global Clocks — 2
Supply Voltage (Core) — 3.3 V
Multi-Volt I/O Voltage — 2.5 V / 3.3 V / 5.0 V tolerant
JTAG / IEEE 1149.1 — Yes (boundary-scan + ISP)
ECCN — EAR99
HTS Code — 8542.31.00.55

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청