EPM3128ATC144-7N vs EPM3128ATI144-10 비교

다음의 상세 나란히 비교: EPM3128ATC144-7N 제조: Altera 및 EPM3128ATI144-10 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM3128ATC144-7N EPM3128ATI144-10
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 활성 NRND
재고 상태 In Stock In Stock
단가 (USD) $9.25 $10.85
Series MAX 3000A —
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Architecture EEPROM-based, MAX architecture —
Number of Macrocells 128 —
Number of Usable Gates Up to 10,000 —
User I/Os 96 98
핀 수 144 144
패키지 TQFP-144 (20 x 20 mm, 0.5 mm pitch) TQFP-144 (FINE LINE)
Logic Family CMOS CMOS, EEPROM-based
Propagation Delay (tPD) 7.5 ns (pin-to-pin, -7 speed grade) —
Counter Frequency Up to 227.3 MHz 98 MHz typical
Core Supply Voltage (VCCINT) 3.3 V —
I/O Supply Voltage (VCCIO) 2.5 V / 3.3 V / 5.0 V (MultiVolt) —
동작 온도 0 °C to +70 °C (commercial) -40C to +85C (Industrial)
In-System Programmability (ISP) Yes, via JTAG (IEEE 1149.1) —
PCI Compliance Compatible with PCI Local Bus Specification Rev. 2.2 PCI Local Bus Spec Rev 2.2 (speed grades -4 to -10)
실장 유형 Surface Mount (SMD/SMT) Surface Mount (Gull-Wing TQFP)
RoHS 상태 Lead-free (-7N suffix indicates Pb-free finish) Compliant (lead-free TQFP)
Family — MAX 3000A
Usable Gates — 2,500
Macro Cells — 128
Logic Array Blocks (LABs) — 8
Supply Voltage (VCCINT) — 3.3 V
Pin-to-Pin Delay — 10 ns (speed grade -10)
Programming Interface — IEEE 1149.1 JTAG (ISP)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청